

MIXED SIGNAL CIRCUIT DESIGN ORAL NOTES

This work is licensed under Creative Commons CC-BY-NC-SA-4.0

Guide to these notes:

- If you paid for these notes, **you've been scammed**. I always give my notes for free.
- I tried to explain and justify every step of each question, I hope you can follow my reasonings. If there's something that's "taken for granted", it means it was discussed in previous courses (i.e: fundamentals of electronics or analog circuit design)
- Even though the oral hasn't a list of questions to be asked, I made one. It was handy to me.
- PDFs contain typos so beware of that!
- Tip: do not go straight to the point during the oral. When you're asked a question give context. It does not make sense to start talking about the circuit implementation of a BGR if you first didn't explain what principle (positive/negative temperature coefficient combination) is behind that. It also does not make sense to explain how to design a Common Mode Feedback circuit if you don't know why it's there (i.e: fully differential circuits simply DO NOT WORK without that, CMF isn't used just to reduce the common mode gain, that's just a pleasant consequence). This will also help you structuring the oral
- if my writing isn't clear, well, I'm sorry C: hope it helps anyway. Also, I speak maccheroni and I'm well aware of the English mistakes I made. My priority was to have a clear understanding of the topics.
- At some point the index number of a question in the scanned document does not reflect the one of the table of contents. Nevermind, use bookmarks and the real pages!

If you're having any issue with this document just send an email to giacomo.tombolan@mail.polimi.it


LIST OF QUESTIONS

1. Review of BJT devices: npn, pnp transconductance, early effect and physical implementation
2. Basic BJT amplifiers, equivalent impedances and cutoff frequency for bipolar devices
3. Noise in bipolar analog stages: input referred noise and correlation between input current and voltage noise sources
4. Common emitter input referred noise
5. Noise of an active load, emitter follower, current generator, current mirror
6. Sampled noise
7. Differential pair noise
8. Offset: introduction and matching issues
9. Offset in a differential pair, feedback effect on a current mismatch
10. Exam example: degenerated mirror, degenerated input pair noise and offset analysis
11. CMRR In fully differential amplifiers
12. CMRR rule of thumb for computation
13. CMRR variation in frequency
14. Fully differential amplifiers
15. Differential and Common mode errors in current bias of fully differential amplifier
16. Common Mode Feedback (CMF): DC analysis, poles and common mode resistance effect, simple CMF circuits examples
17. Example of an active CMF with a double differential pair
18. Example of a low power CMF
19. Example of a switched capacitor CMF
20. Fully differential folded cascode amplifier: slew rate analysis
21. CMF applied to a two stage amplifier
22. CMF applied to a telescopic amplifier
23. Differential and Common mode noise decomposition, half circuit justification
24. Setting input and output common mode voltages in a switched capacitor filter
25. Mismatch of R_1 and R_2 in a fully differential amplifier
26. Slew Rate and Gain Bandwidth Product relation
27. Maximum input sinusoid in a non inverting amplifier, Slew Rate condition
28. Examples that make simple Slew Rate model fail
29. Slew Rate increase through input pair degeneration
30. Multicollector transistors and Slew Rate performance
31. Input impedance of a differential pair: enhancement through buffers and additional transistors
32. Super Beta transistors examples
33. LM741 analysis: level shift issue, new input stage idea, noise, offset, compensation and multicollector input stage analysis for Slew Rate
34. Current reference: simple example and Sensitivity definition
35. V_{be} bipolar current reference
36. " V_{gs} " CMOS current reference
37. Bootstrap and positive feedback on current references
38. V_{be} parasitic CMOS current reference
39. PTAT current reference using thermal voltage
40. PTAT CMOS implementation
41. Cascoded current references and high-side circuits
42. "Constant g_m " current reference


43. Bandgap Reference (BGR): idea and full computation
44. BGR circuit implementation: Kuijk circuit
45. BGR circuit implementation: Brokaw circuit
46. BGR CMOS examples
47. BGR low voltage circuit implementation
48. Power Supply Rejection using cascoded references and integrated bias generator for cascode bias voltage
49. Data converters: introduction and quantization noise
50. Linearity of a data converter: INL,DNL
51. Current steering DAC
52. Current steering DAC DNL and INL
53. Segmentation of a current steering DAC
54. Third harmonic distortion effect of R_0 and V_{dd} on a current steering DAC
55. Latch comparator design
56. Correlated Double Sampling and output offset canceling of a comparator
57. Strong arm comparator
58. Comparator noise
59. Recall on switched capacitors
60. Switched capacitor filter: transfer function using z-transform
61. Parasitic capacitances in a switched capacitor filter and stray insensitive topologies
62. Switching phase order of stray insensitive topologies and consequences in settling time performance
63. Fully differential switch capacitor structure
64. Switch type selection problem
65. Charge injection compensation of switched capacitors using fully differential structures
66. Dead time and bottom plate sampling
67. Disoverlap generator for dead time and phase order for bottom plate sampling
68. Bootstrap on a switch
69. Bootstrap implementation
70. Nakagome charge pump
71. Sampled noise: SNR computation, aperture/jitter noise
72. Time variant nonlinearity of a sampler distortion analysis
73. Insight on generating threshold voltages for fully differential structures: resistor strip and switched capacitor circuits
74. Pipelined Analog to Digital Converters
75. Residual voltage of a pipelined ADC and effects on static characteristic due to non-linearities of internal components
76. Redundancy technique explanation and its effect on offset
77. Redundancy technique circuit description: high level schematic, single blocks schematics
78. Recall on push-pull output stages
79. Alternative implementation for an output stage

1) Review of BJT devices

NPN




Base (p type) is very narrow and \$J_1\$ is forward biased \$\approx 0.7V\$. We assume that \$V_{CB} > 0\$ thus \$J_2\$ is reverse biased \$\rightarrow\$ collector "collects" the electrons.



1st approximation: since the base is thin, all \$e^-\$ are collected through the collector.


What about current \$I_B\$? Some holes are injected in the emitter, others are

recombined with electrons in the base region.



$$J_n = q D_n \frac{dn(x)}{dx} \Big|_{x=0} \rightarrow e^- \text{ density @ } x=0$$

$$= q \frac{D_n}{W_B} \frac{n_i^2}{N_B} e^{\frac{V_{BE}}{V_{TH}}}$$



where $V_{TH} = \frac{kT}{q} \approx 25.8 \text{ mV}$ @ 300K



Note that \$n_i^2\$ heavily depends on temperature

$$I_C = J_n A \approx I_S e^{\frac{V_{BE}}{V_{TH}}} \rightarrow \text{exp relation} \rightarrow \text{to increase } I_C \text{ by } 10, \text{ we'd just need } \approx 60 \text{ mV more on } V_{BE}$$

$$I_E = I_C + I_B \rightarrow \text{def } \alpha \triangleq \frac{I_C}{I_E} = 0.989 \dots$$


$$\frac{I_C}{\alpha} = I_C + I_B \rightarrow I_C = I_B \left(\frac{\alpha}{1-\alpha} \right) = \beta I_B \text{ where } \beta \approx 100 \div 250$$

Remember that \$\beta\$ changes with current level:



- ② I_c too large \rightarrow base increases in width $\rightarrow \beta$ drops
- ① I_c too small \rightarrow recombination at the base is too relevant $\rightarrow \beta$ drops
- ③ Typical I_c bias point because:
 - Going into ① means too low power \rightarrow smaller risk compared to ②
 - Biasing at lowest I_c is optimal for increasing R_{π} (so the motivation is to increase input impedance of the stage)

Early effect of the stage



- ④ Saturation region
- ② Active region

$$V_o = V_A / I_c$$

early effect: if $V_{CE} \uparrow$ then $V_{CB} \uparrow \rightarrow W_B \uparrow$

remember that V_o is not a physical resistor \rightarrow it's the mathematical representation of the ΔI with $\Delta V_{CE} \rightarrow$ NOT NOISY!

Transconductance


$$\frac{\Delta I_c}{\Delta V_{BE}} \Rightarrow \frac{\partial I_c}{\partial V_{BE}} = \frac{I_c}{V_{TH}} = g_m$$

Typically, small distortion is achieved with $\Delta V_{BE} \ll V_{TH}$

Note: $g_m|_{BJT} > g_m|_{MOS}$ \sim it usually is larger

PNP

Unlike pMOS devices, pnp bipolar are not complementary w.r.t npn. pnp performance is much worse compared to the one of npn. Why? Because of the physical implementation:




↳ NPN: vertical flow of the current in a small size compared to MOS.


Remember that MOS current flows in a thin sheet of charge → large C_p

W_B of an NPN is not easy to control because of etching. Note that we have a physical resistance connecting E-C.

Top view:



PNP structure




↳ lateral transistor → larger size compared to npn.

β lower because of larger W_B .

ω_T (cutoff frequency) is lower as well for this reason.


W_B is larger because the process is optimized for vertical technology (i.e.: npn implementation)

2) Basic BJT amplifiers, impedances and cutoff frequency



$$V_{out} = -g_m v_s R_L = -\frac{I_c R_L}{V_{TH}} v_s = \frac{V_R}{V_{TH}} v_s$$


We can increase the gain with an active load.



$$G = -g_m r_o = -\frac{I_c}{V_{TH}} \cdot \frac{V_A}{I_c} = -\frac{V_A}{V_{TH}} = -\mu \approx -1000 \div 400$$

Note that $\mu_{BJT} \gg \mu_{res}$

What about base current?



$$\Delta I_c = g_m v_s$$


$$i^* = g_m v_s \cdot \frac{1}{\beta} = \Delta I_B$$

$\Delta I_c, \Delta I_B$ are in phase \rightarrow resistive behaviour


$$\frac{v_s}{\Delta I_B} = \frac{\beta}{g_m} = r_{\pi} \rightarrow \text{mathematical model} \rightarrow \text{NOT a physical resistor}$$

We use low I_c bias in order to have $1/g_m \searrow$ so $r_{\pi} \nearrow$


Base / collector impedance



$$Z_{IN}(0) = \frac{v_T}{i_T} = r_{\pi} + \beta R_e$$



Degeneration



$$G = \frac{v_{oot}}{v_s} = -R_L \cdot \frac{1}{\frac{1}{g_m} + R_e + \frac{R_s}{\beta}} \approx -\frac{R_L}{R_e}$$


① is valid for large β and $g_m R_e \gg 1$

Where $g_m R_e$ is the local loop gain G_{loop} of the degeneration

$$g_m R_e = \frac{I_c R_e}{V_{TH}} \rightarrow g_m R_e = \frac{V_e}{V_{TH}} \rightarrow \text{Bias voltage of } R_e$$

So, in order to check if degeneration is good we only need to check that $V_e \gg V_{TH}$

Parasitic capacitance




C_u : depletion modulation capacitance

C_π : carrier modulation capacitance


C_u is usually problematic because of the Miller effect and it comes from the depletion

region in the base




Cutoff frequency ω_T

Setup this measurement circuit



$$C_{TOT} = C_{\mu} + C_{\pi} = C$$

$$i_c = g_m i_B \frac{\frac{1}{sC} \cdot r_{\pi}}{\frac{1}{sC} + r_{\pi}}$$



$$\frac{i_c}{i_B} = \frac{\beta}{1 + sC r_{\pi}} = \tilde{\mu} = \frac{1}{(C_{\mu} + C_{\pi}) \beta / g_m}$$

$$\omega_T = \frac{g_m}{C_{\pi} + C_{\mu}} = \frac{1}{\frac{C_{\pi}}{g_m} + \frac{C_{\mu}}{g_m}}$$

Note, C_{π} and C_{μ} change with current so increasing I_c will not increase ω_T :

$$I_c = q D_n A \frac{n(0)}{W_B} \quad Q = q \frac{AW}{2} n(0) \rightsquigarrow \text{Area of triangle}$$

$$\tilde{\mu}_{DIFF} = \frac{Q}{I_c} = \frac{W_B^2}{2 D_n} = \frac{W_B^2}{2 \mu_n \frac{kT}{q}}$$

$$C_{\pi} = \frac{dQ}{dV_{BE}} \quad g_m = \frac{dI_c}{dV_{BE}} \quad \left. \vphantom{\frac{dQ}{dV_{BE}}} \right\} \rightarrow \frac{C_{\pi}}{g_m} = \frac{dQ}{dI_c} = \tilde{\mu}_{DIFF} \quad \textcircled{1}$$


$\textcircled{1}$ It means that it does not depend on bias but on tech only

To first order, we can consider C_{μ} to be negligible with bias, so:

$$\omega_T = \frac{1}{\frac{C_{\pi}}{g_m} + \frac{C_{\mu}}{g_m}} = \frac{1}{\tilde{\mu}_{DIFF}} = \frac{2 \mu_n \frac{kT}{q}}{W_B^2}$$


\rightarrow NEG with bias

Note:



At $\omega = \omega_T$ what's the i_e value?
 One would be tempted to say $2i_b$ but it can't be possible. We have the 90° phase shift between i_c, i_b because of the capacitors

Impedance on collector



Typically $g_m r_o \gg 1$ so



$$Z_c(0) = \frac{v_T}{i_T} \approx r_o \left[1 + \frac{g_m R_e}{1 + R_e/r_o} \right]$$

$$\text{If } R_e \gg \beta/g_m \rightarrow Z_c(0) \approx r_o(1 + \beta) \approx r_o \beta$$

Note: cascaded BJTs are basically useless because it's not useful to have hard degeneration on bipolars (see later)


3) Noise in bipolar analog stages

- To reduce noise, we typically increase the power (see later)
- We'll always have poles that filter noise
- ∞ noise cannot exist because we would have ∞ power otherwise



Is $1k\Omega$ noisier than 50Ω ? It depends on the noise considered
 (voltage noise $\rightarrow 50\Omega$ is better current noise $\rightarrow 1k\Omega$ is better)

For CMOS:




High freq bound: poles of the sys $\rightarrow f_{max}$
 Low freq bound: observation time $\rightarrow f_{min}$

Since integrated noise is $\log\left(\frac{f_{max}}{f_{min}}\right)$,

even though we have high observation time, very little power is integrated with a T_{obs} increase

For bipolar:




Base shot noise is very annoying:
 - If $Re \rightarrow \infty$, $2qIc$ will recirculate (cascode)
 - $2qIB$ will always be present \rightarrow stage will be noisy even with large degeneration (cascode BJT's are noisy, unlike CMOS)

bb: physical resistance between base and collector

input referred noise

Consider just collector noise, what matters is SNR!

$$(SNR)^2 = \frac{\int_0^{BW} |S_{signal}|^2 df}{2q I_c R_L^2 (BW)}$$





$$(SNR)^2 = \frac{\int_0^{BW} |S_{sig}|^2 df}{\frac{2q I_c}{gm^2} BW}$$


→ Comparing input voltage with input referred voltage noise!

$\frac{2q I_c}{gm^2} BW \rightarrow \frac{2q V_{TH}^2}{I_c} BW \rightsquigarrow$ it's better to have large I_c to improve SNR


Input referred noise generators:



More in general, we model a noisy stage with a noiseless stage + two uncorrelated input noise generators:




When we connect a thevenin eq input source, we can have just one total equivalent noise gen:



This is NOT correct because we did not take 2 into account!

By considering the full correlation, we need to:



$$\overline{E_n^2} \left(\frac{r_{\pi}}{R_s + r_{\pi}} \right)^2 g_m^2 = 2q I_c$$

full input referred noise


$$\overline{E_n^2} = \frac{2q I_c}{g_m^2} \left(1 + \frac{R_s}{r_{\pi}} \right)^2 = \underbrace{\frac{2q I_c}{g_m^2}}_{\overline{E_n^2}} + \underbrace{\frac{2q I_c R_s^2}{\beta^2}}_{\overline{I_n^2} \cdot R_s^2} + \underbrace{\frac{2q I_c \cdot 2 R_s}{g_m^2 r_{\pi}}}_{\text{double product (neglected before)}} \quad \textcircled{1}$$

Usually, because of ease of computation, we neglect $\textcircled{1}$,


However, at very high frequency correlated sources become relevant so we will take $\textcircled{1}$ into account again

~~Bipolar analog stage input referred noise~~


4) Common emitter input referred noise



- load noise




$$\overline{E_n}^2 \left(\frac{1}{\frac{1}{g_m} + R_E} \right)^2 = \frac{4kT}{R_L} \rightarrow \underline{\overline{E_n}^2} = 4kT \frac{(1/g_m + R_E)^2}{R_L}$$



$$\overline{I_n}^2 \beta^2 = \frac{4kT}{R_L} \rightarrow \underline{\overline{I_n}^2} = \frac{4kT}{\beta^2 R_L}$$

- BJT I_C shot noise

we neglect the base contribution $\frac{i_1}{\beta}$




$$\overline{E_n}^2 \left(\frac{1}{\frac{1}{g_m} + R_E} \right)^2 = 2qI_C \frac{1/g_m^2}{\left(\frac{1}{g_m} + R_E \right)^2} \rightarrow \underline{\overline{E_n}^2} = \frac{2qI_C}{g_m^2}$$

It would be tempting to put $R_E \rightarrow \infty$ to make $i_1 = i$, but this is not useful at all since gain would also be killed. In fact, to compute SNR we use $\overline{E_n}^2$ which does not have any R_E dependence.


$$\overline{I_n}^2 \beta^2 = 2qI_C \rightsquigarrow \text{same as } \textcircled{1} \rightarrow \underline{\overline{I_n}^2} = \frac{2qI_C}{\beta^2}$$

emitter resistor noise



$$\frac{4kTRe}{\left(\frac{1}{g_m} + R_e\right)^2} \sim \overline{E_n^2}$$


$$\overline{E_n^2} = 4kTRe$$



wospet is OFF → no current noise

$$\overline{I_n^2} = \emptyset$$


RBb' resistor noise




$$\overline{E_n^2} = 4kT R_{BB'}$$

$$\overline{I_n^2} = 0$$

base shot noise




shift




$$\overline{E_n^2} = 2qI_b R_e^2$$

(based on previous results)




split



∞ because of the open generator

Negligible because →



$$\overline{I_n^2} = 2qI_b$$

Total input equivalent noise

$$\overline{E_u}^2 = \frac{4kT}{R_L} \left(\frac{1}{g_m} + R_e \right)^2 + \frac{2qI_c}{g_m^2} + 4kT r_{bb'} + 2qI_B R_e^2 + 4kT R_e$$

$$\overline{I_u}^2 = \frac{4kT}{R_L} \cdot \frac{1}{\beta^2} + \frac{2qI_c}{\beta^2} + \cancel{\dots} + 2qI_B + \cancel{\dots}$$

$\underbrace{\hspace{10em}}_{R_L} \quad \underbrace{\hspace{10em}}_{I_c \text{ shot}} \quad \underbrace{\hspace{10em}}_{r_{bb'}} \quad \underbrace{\hspace{10em}}_{I_B \text{ shot}} \quad \underbrace{\hspace{10em}}_{R_e}$

Note: by putting $R_e = 0$, $R_e \neq 0$ and by adjusting the gain (e.g. constant gain for both), we will see that feedback (i.e. degeneration of the emitter) will worsen the noise.

On top of that, an active load will add even more noise.

Dominant contributions w/o feedback ($R_e = 0$)

$$\overline{E_u}^2 = \frac{4kT}{R_L g_m^2} + \frac{2qI_c}{g_m^2} + 4kT r_{bb'}$$

② ① ③

Typically ② > ①: $2qI_c > \frac{4kT}{R_L} \Rightarrow I_c R_L > 2V_{TH} \quad V_{RL} > 2V_{TH}$

This is usually true because $V_{RL} \gg 50mV$ because of large gain so large R_L

What about ② vs ③? → called half noise in old

$$\frac{2qI_c}{g_m^2} = \frac{2qI_c}{I_c} \cdot \frac{kT}{q} \cdot \frac{1}{g_m} = \frac{2kT}{g_m} \quad \text{literature}$$

So we now compare $\frac{2kT}{g_m}$ with $4kT r_{bb'}$ → $\frac{1}{g_m} \sim 25\Omega \div 2,5k\Omega$

\uparrow high bias \uparrow low bias

We clearly see that at low bias ③ is negligible with respect to ②, viceversa at high bias in which $4kT r_{bb'}$ is the ultimate noise limit:

$\overline{E_u}^2 \approx \frac{2qI_c}{g_m^2}$ because we usually design analog stages at low bias (see question 1 on the β/I_c plot)

$$\overline{I_u^2} = \frac{4kT}{R_L} \cdot \frac{1}{\beta^2} \textcircled{1} + \frac{2qI_C}{\beta^2} \textcircled{2} + 2qI_B \textcircled{3}$$

Note: $\overline{I_u^2}$ is unchanged \rightarrow feedback acts on voltage noise only.

Which source is dominant?

②

$$\frac{2qI_C}{\beta^2} = \frac{2qI_B}{\beta} \ll 2qI_B \textcircled{3} \quad \leadsto \textcircled{2} \text{ can be neglected}$$

$$\frac{4kT}{R_L \beta^2} \ll 2qI_B \quad \rightarrow \quad \frac{2kT}{q} \cdot \frac{1}{\beta} \ll (I_B \cdot \beta) R_L \quad \rightarrow \quad \frac{2V_{TH}}{\beta} \ll V_{RL} \quad \rightarrow$$

↑
verify this ←

\rightarrow This relationship is always true so we verified. $\textcircled{1} \ll \textcircled{3}$

Therefore $\overline{I_u^2} \approx 2qI_B$

Dominant contributions with feedback ($R_E \neq 0$)

Remember that, in order to have good degeneration:

$$g_m R_E \gg 1 \rightarrow V_{RE} \gg V_{TH} \quad \text{or at least } > 1$$


For this reason $\frac{2qI_C}{g_m^2} = 2kT \cdot \frac{1}{g_m} \ll 4kT R_E$

Therefore $\overline{E_u^2} \approx 4kT R_E$ \leadsto feedback, in order to be good increases the overall noise

$\overline{I_u^2}$ remains unchanged because feedback does not affect it

5) Active load noise and other topologies

Note: we have two current generators back to back, we need to be careful not to push one of them into saturation because of mismatches




$$\overline{E_n^2} = 2 \cdot \frac{2q I_c}{g_m^2} + 4kT r_{bb'_{npn}} + 4kT r_{bb'_{pnp}} \left(\frac{g_{m_{pnp}}}{g_{m_{npn}}} \right)^2$$

Usually negligible

Noise is doubled and we have no degrees of freedom. Since pnp and npn transistors share the same current, thus the same gm.


Mirror noise on an active load



Suppose gm is the same for all BJTs:

$$\overline{E_n^2} = 3 \overline{E_n^2} |_{\text{single generator}}$$

Of course, we usually change the mirror ratio not to waste too much power:



Reduced Ic by 10 -> noise lowers by 10. Great news! Nope!



$$i_{n|_{cor}} = 2 \cdot 2q I_c + 2q \frac{I_c}{10} \cdot (10)^2$$

At the end of the day power is lowered but noise is 10 times more!

We cannot beat thermodynamics, tradeoffs between power and noise will always be there

Emitter follower noise

It's clear that when we short V_{out} , all current generators are in parallel:




$$\overline{E_n^2} = 4kT r_{bb'} + \frac{2qI_B}{gm^2} + \frac{2qI_C}{gm^2} + \frac{4kT}{Re} \cdot \frac{1}{gm^2} \quad \rightarrow \text{Trivial computation}$$

$$\overline{I_n^2} = \cancel{\emptyset} + 2qI_B + \frac{2qI_C}{\beta^2} + \frac{4kT}{Re} \frac{1}{\beta^2}$$

Typically $\frac{2qI_C}{gm^2} \gg \frac{4kT}{Re gm^2} \rightarrow I_C Re \gg 2V_{TH}$ typically true

to be verified \leftarrow



The best emitter follower has a current generator as low as possible degeneration:



In the best case scenario, we double the noise.

Noise in bipolar current generators

A degenerated MOS stage has (in theory) no noise limit, while BJTs do have:




$$\overline{i_{noise_{out}}^2} |_{short} = 2qI_c \left(\frac{1}{g_m} \right)^2 + \frac{4kT}{R_e} \left(\frac{R_e}{R_e + 1/g_m} \right)^2 + 4kT r_{bb'} \frac{1}{(g_m + R_e)^2} + 2qI_B \left(\frac{R_e}{R_e + 1/g_m} \right)^2$$

If $R_e \rightarrow \infty$ we can see that $2qI_B$ will be the upper limit

Verify that $2qI_B > \frac{4kT}{R_e} \rightarrow I_c R_e > 2\beta V_{TH} \rightarrow$


\rightarrow Very difficult to achieve since $2\beta V_{TH} \approx 5 - 10V$

Current mirrors noise




$$i_{out} = 2 \cdot 2qI_c + 2 \cdot 2qI_B + 2 \cdot 4kT r_{bb'} g_m^2 \left(\frac{\beta}{\beta + 1} \right)^2$$

We could also have a degenerated mirror. It is not common, but it is usually done to increase the impedance and linearity:




6) Sampled noise




C can be intentional or parasitic

$$\sigma_v^2 = \frac{kT/R}{kRC} \approx \frac{kT}{C}$$




Sampled sys:



When we "freeze" the voltage on C, we also freeze the noise value $\rightarrow \sigma_v^2 = \frac{kT}{C}$

Keep in mind spectrum folding:



We integrate noise over a f_s bandwidth

The area of this will be

$$\sigma_v^2 = kT/C$$

This changes with oversampling, since we're spreading the noise on a larger bandwidth compared to the signal one:

Note that:


- If we increase f_s to reduce the noise, it means that we need to reduce the capacitance values \rightarrow higher noise!

e.g: $f_s' = 10 f_s \rightarrow C' = C/10 \rightarrow \text{noise}|_{C'} = 10 \cdot \text{noise}|_C \rightarrow$ zero advantage

Oversampling works best with quantization noise.

- If we increased f_s but keeping the capacitances the same, we would need to burn more power because of the higher requirement on speed with a large capacitive load \rightarrow power/noise tradeoff is always there


7) Differential pair noise



We have two IN, two OUT. It means that we can apply the differential mode and common mode, which "should" be orthogonal (that's why they're called modes).


We will take into account $\overline{E_n^2}$ only when input referring, because the input noise equivalence for the input noise current generator does not always work, while it's well justified for $\overline{E_n^2}$.

Note:



if $R_1 \neq R_2 \rightarrow$ Stage is unbalanced, thus the tail noise generator in will reach the output even though it should give a CM contribution only.

That is why it is always best to compute the "final" SNR @ OUT instead of input referring everything.




$$i_{OUT}|_{TOT} = 4 \cdot 2q I_c$$

$$\overline{E_n^2} g_m^2 = 2q I_c \cdot 4 \rightarrow \underline{\overline{E_n^2}} = \frac{4 \cdot 2q I_c}{g_m^2}$$

Note: in bipolar, if we don't use passive loads, active load noise is as important as the input pair.

8) Offset: matching issues


High performance systems can be built with high accuracy even though integrated components can have up to 20% tolerance. How come? We design everything relying on the ratio between components and not on the absolute values. e.g.:



$$\frac{R_2 + \Delta R_2}{R_1 + \Delta R_1} = \frac{R_2}{R_1} \cdot \frac{1 + \frac{\Delta R_2}{R_2}}{1 + \frac{\Delta R_1}{R_1}} \approx \frac{R_2}{R_1} \left(1 + \frac{\Delta R_2}{R_2}\right) \left(1 - \frac{\Delta R_1}{R_1}\right) \approx \text{neglect 2nd order product}$$

$\approx \frac{R_2}{R_1} \left(1 - \frac{\Delta R_1}{R_1} + \frac{\Delta R_2}{R_2}\right)$ We always have a relative error that's why we can achieve good tolerances

Consider two capacitors $C_1 = C_2 = C$, we can use the common centroid technique to cancel any process gradient:



What's left now is just random fluctuations. Pelgrom formula states that


$$\frac{\sigma_{\Delta C}}{C} \propto \frac{1}{\sqrt{WL}} \rightarrow \text{The larger the area, the smaller the variance}$$

Therefore $\frac{C_1}{C_2} \approx \frac{C_1}{C_2} \left[1 + \frac{\Delta C_1}{C_1} + \frac{\Delta C_2}{C_2}\right]$ They improve given a larger area (of course ratio C_1/C_2 is the same)

SW. capacitor filters are particularly helpful because they do not rely on RC or $\frac{C}{gm}$ constants but on capacitors ratio! 20

Current generator mismatches

$I_D = K (V_{GS} - V_T)^2$ \rightarrow Usually K, V_T have variance



Assume a small error:

$dI = dK (V_{GS} - V_T)^2 - 2K (V_{GS} - V_T) dV_T$

$\frac{dI}{I} = \frac{dK}{K} - \frac{2 dV_T}{V_{OV}} = \frac{dK}{K} - \frac{g_m}{I} dV_T$

If we repeat the measurement on ∞ samples, we'll see:

$\sigma_{\frac{\Delta I}{I}}^2 = \frac{\sigma_{\Delta K}}{K} + \sigma_{V_T} \frac{4}{(V_{GS} - V_T)^2}$ \rightarrow This assumes $\Delta V_T, \Delta K$ to be uncorrelated \rightarrow not true


adiimensional $\rightarrow [V^2]$

Typically, since we work with small $V_{OV} = V_{GS} - V_T$, the

$\sigma_{V_T} \frac{4}{V_{OV}^2}$ factor is more dominant


$\frac{\sigma_{\Delta I}^2}{I} = \frac{A_K^2}{WL} + \frac{A_{V_T}^2}{WL} \cdot \frac{4}{V_{OV}^2}$

BJT mirror mismatch (next page uses different computation for V_{GS})



$I_T = I_C + \frac{I_C}{\beta} = I_C \left(\frac{\beta + 1}{\beta} \right)$ $V_T = \frac{I_C}{g_m} = \frac{I_T \cdot \beta}{g_m (\beta + 1)}$

$Req_1 = \frac{V_T}{I_T} = \frac{\beta}{\beta + 1} \cdot \frac{1}{g_m}$



$V_x = I \cdot (Req_1 // Req_2) = I \cdot \frac{\frac{\beta}{\beta + 1} \cdot \frac{1}{g_m} \cdot \frac{\beta}{g_m}}{\frac{\beta}{\beta + 1} \cdot \frac{1}{g_m} + \frac{\beta}{g_m}} = I \cdot \frac{1}{g_m} \cdot \frac{\beta}{\beta + 2}$


$= I \cdot \frac{\beta}{g_m} \cdot \frac{1}{\beta + 2}$

$I' = g_m V_x = \frac{\beta}{\beta + 2} I$


This is very stupid, but it uses voltages and currents to get to the same result

Offset of a differential pair

MOSFET



- V_T mismatch is modeled as a ΔV_T generator on one of the two MOS \rightarrow it is directly comparable with V_{os}
- K mismatch will introduce a $I_2 - I_1 = \Delta I$ modeled as:



$$\frac{g_m V_{os}}{2} = \frac{\Delta I}{2} \rightarrow V_{os} = \frac{\Delta I}{g_m} = \frac{\Delta I}{I} \frac{V_{ov}}{2} = \frac{\Delta K}{K} \frac{V_{ov}}{2}$$

$\swarrow \text{Io} \approx K \searrow$

If $\Delta V_T, \Delta K$ are uncorrelated (not true)

$$\sigma_{V_{os}}^2 = \sigma_{V_T}^2 + \frac{\sigma_{\Delta K}^2}{K} \frac{V_{ov}}{4}$$


Note that noise / offset calculations are the same and most of the times if noise is high, then also offset will be relatively high.

e.g: consider the input equivalent noise of a MOS diff pair

$$\overline{E_n}^2 = \frac{(4kT \gamma g_{m_n} + 4kT \gamma g_{m_p}) \cdot 2}{g_{m_n}^2} = 8kT \gamma \left[\frac{1}{g_{m_n}} + \frac{g_{m_p}}{g_{m_n}^2} \right]$$

While $\sigma_{V_{os}}^2 = \sigma_{V_{Tn}}^2 + \sigma_{V_{Tp}}^2 \left(\frac{g_{m_p}}{g_{m_n}} \right)^2$ \swarrow similarities are showed

Same offset reasoning can be done with passive loads:




$$g_m V_{os} \cdot R = \Delta R \cdot I_o$$

$$V_{os} = \frac{I_o}{g_m} \left(\frac{\Delta R}{R} \right) = \frac{\Delta R}{R} \cdot \frac{V_{ov}}{2}$$

$$\sigma_{V_{os}}^2 \Big|_R = \frac{\sigma_{\Delta R}^2}{R} \cdot \frac{V_{ov}^2}{4}$$

Q1 differential pair offset



For bipolar transistors:

- emitter area mismatch
- base doping mismatch

$$I_c = I_s e^{V_{BE}/V_{TH}}$$

$A_e = \text{emitter area}$


$$g_m \frac{V_{os}}{2} = \frac{\Delta I}{2} \rightarrow V_{os} = \frac{\Delta I}{g_m} = \frac{\Delta I}{I} \cdot V_{TH} = \frac{\Delta I_s}{I_s} \cdot V_{TH} \quad \textcircled{1}$$

$\rightarrow I_c \propto I_s$

We sometimes find $\frac{\Delta I_s}{I_s}$ expressed through pergram $\frac{\Delta I_s}{I_s} = \frac{A \Delta I_s}{A_e}$

① We have V_{TH} instead of V_{ov} (mos), since $V_{TH} < V_{ov}$
offset is usually lower for BJTs compared to MOSFETs.

BJT systematic offset of the current mirror



$$V_{BE3} = V_{BE4} \Rightarrow V_{TH} \ln\left(\frac{I_{c3}}{I_{s3}}\right) = V_{TH} \ln\left(\frac{I_{c4}}{I_{s4}}\right)$$

if $I_{s3} = I_{s4}$ then $I_{c3} = I_{c4} = I_c$


$$I = I_c + \frac{I_c}{\beta} + \frac{I_c}{\beta} = I_c \left(\frac{\beta+2}{\beta}\right) \rightarrow I_c = I \cdot \left(\frac{\beta}{\beta+2}\right)$$

If diff pair has perfect balance I , a small fraction will flow to 2nd stage

thus generating a systematic offset ($I_{cc} = I_c - I$)

$$V_{os} \cdot \frac{g_m}{2} \cdot 2 = I \cdot \frac{2}{\beta+2} \rightarrow V_{os} = \frac{I}{g_m} \cdot \frac{2}{\beta} = \frac{2V_{TH}}{\beta}$$

$\rightarrow \text{Neglect}$



= because $I_{cc} = I - I_c = I_0 \left(1 - \frac{\beta}{\beta+2}\right) = I_0 \frac{2}{\beta+2}$

Remember that this needs to be balanced by design since it's deterministic.

For MOSFET sys. offset recall the analog circuit design notes

Large relative error offset

passive load


We said that, for a small error:

$$V_{OS} \Big|_{I_S} = V_{TH} \frac{\Delta I_S}{I_S} \quad \textcircled{1}$$

$$V_{OS} \Big|_R = V_{TH} \frac{\Delta R}{R} \quad \textcircled{2}$$

What about a large error?

$$V_{BE1} - V_{BE2} = V_{OS} = V_{TH} \ln\left(\frac{I_{C1}}{I_{S1}}\right) - V_{TH} \ln\left(\frac{I_{C2}}{I_{S2}}\right) = V_{TH} \ln\left(\frac{I_{C1} \cdot I_{S2}}{I_{C2} \cdot I_{S1}}\right)$$



To have $V_{out\ diff} = 0$ (no sys. offset) $I_{C1} R_1 = I_{C2} R_2$ $\frac{I_{C1}}{I_{C2}} = \frac{R_2}{R_1}$

$$V_{OS} = V_{TH} \ln\left(\frac{R_2 \cdot I_{S2}}{R_1 \cdot I_{S1}}\right) = V_{TH} \ln\left[\frac{\frac{R_2 - \Delta R}{2}}{\frac{R_1 + \Delta R}{2}} \cdot \frac{I_S - \frac{\Delta I_S}{2}}{I_S + \frac{\Delta I_S}{2}}\right]$$

$$= V_{TH} \ln\left[\frac{1 - \frac{\Delta R}{2R}}{1 + \frac{\Delta R}{2R}} \cdot \frac{1 - \frac{\Delta I_S}{I_S}}{1 + \frac{\Delta I_S}{I_S}}\right] \quad \text{we stop here for large errors}$$

Assume now $\Delta R, \Delta I_S$ small \rightarrow let us find again $\textcircled{1}$ and $\textcircled{2}$:

$$\frac{1}{1+x} \approx 1-x \quad \text{for } x \rightarrow 0 \quad \text{so}$$


$$V_{OS} \approx V_{TH} \ln\left[\left(1 - \frac{\Delta R}{2R}\right)^2\right] + V_{TH} \ln\left[\left(1 - \frac{\Delta I_S}{I_S}\right)^2\right] = 2 V_{TH} \left[\ln\left(1 - \frac{\Delta R}{2R}\right) + \ln\left(1 - \frac{\Delta I_S}{I_S}\right) \right]$$

$$\ln(1+x) \approx x \quad \text{for } x \ll 1$$

$$V_{OS} \approx -2 V_{TH} \frac{\Delta R}{2R} - 2 V_{TH} \frac{\Delta I_S}{I_S} \approx - \frac{V_{TH} \Delta R}{R} - \frac{V_{TH} \Delta I_S}{I_S}$$

$\hookrightarrow \textcircled{2}$ $\hookrightarrow \textcircled{1}$

Offset + feedback



Consider a ΔV_T mismatch on M_1 , we would see a $g_{mP} \Delta V_T R_{00T}$ step at V_{out} without feedback, let's see what happens instead

$$G_{loop} = -g_{mN} \cdot R_{00T} \left(\frac{R_1}{R_1 + R_2} \right)$$


$$V_{out} = \frac{\Delta V_T g_{mP} R_{00T}}{1 + g_{mN} R_{00T} \left(\frac{R_1}{R_1 + R_2} \right)} = \Delta V_T \frac{g_{mP}}{g_{mN}} \left(1 + \frac{R_2}{R_1} \right)$$

$R_{00T} \rightarrow \infty, G_{loop} \rightarrow \infty$

Feedback unbalances the stage on M_2 so that the offset is reduced at the output.

In principle, we should consider the common mode as well but here we consider $C_{MRR} \rightarrow \infty$. It's the same thing we do for $\overline{E_n^2}$ so even more similarities between noise/offset. We consider ∞ C_{MRR} because offset is usually more relevant just for differential mode

10) Exam example on degenerated mirror + degenerated input pair noise and offset




$$i_{cc}|_{out} = \frac{V_{ol}}{\frac{2}{g_m} + 2R_1} \quad r_o = \infty \quad \beta = \infty$$


Pros/cons of degeneration

- + $R_{3,4}$ increase mirror impedance (for finite r_o)
- + $R_{1,2} = \text{input} = r_{\pi}$
- + input degeneration has a smaller $g_m \rightarrow SR$ (smaller g_m but with the same $2I$ g_m)
- R_1, R_2, R_3, R_4 introduce noise + mismatch

- larger voltage headroom needed because of R_1, R_2 bias.

It can be improved with  but the two new generators will add noise and mismatches since they are not CM any more

Input pair noise:




$$2(i_u - i_a) = \beta \cdot i_u \cdot \frac{1/g_{m1,2}}{\frac{2}{g_{m1,2}} + 2R_{1,2}} = i_{cc}$$

$$N_{u, input} \cdot \frac{1}{\frac{2}{g_{m1,2}} + 2R_{1,2}} \cdot \beta = i_{cc} \quad \rightarrow 2 \text{ transistors}$$

$$\rightarrow \left. \frac{N_{noise}}{i_{in}} \right|^2 = \frac{i_u^2}{g_{m1,2}^2} \quad \rightarrow \left. \frac{E_u}{i_{in, pair}} \right|^2 = 2 \cdot \frac{2qI_c}{g_{m1,2}^2}$$

Note: degeneration, as always, does not improve noise (feedback almost always does not improve noise!)

Mirror transistors noise Q₄



$$i_{cc} = i_{in} \cdot \frac{1/gm_{34}}{R_{34} + 1/gm_{34}} = \frac{v_n |_{IN}}{\frac{1}{gm_{12}} + R_1}$$



$$v_n |_{IN} = \frac{i_{in}}{gm} \left(\frac{1 + gm R_{12}}{1 + gm R_{34}} \right)$$

bipolar must have same gm because of the same current

$$\overline{E_n^2} |_{Q_4} = \frac{2q I_c}{gm^2} \left(\frac{1 + gm R_{12}}{1 + gm R_{34}} \right)^2$$

Degeneration of the input pair increases the noise of the other stages because of the lower differential gain

Mirror transistor noise Q₃





$$v_n = \frac{i_{in}}{gm}$$

Since $\beta \rightarrow \infty \rightarrow v_x \approx v_n \rightarrow i_{cc} = v_x \cdot \frac{1}{\frac{1}{gm_4} + R_{34}}$

$$\rightarrow i_{cc}^2 = \frac{2q I_c}{gm^2} \cdot \left(\frac{1}{gm} + R_{34} \right)^2 \rightarrow \text{exactly like } Q_4 \text{ noise}$$

$$\overline{E_n^2} |_{Q_3} = \overline{E_n^2} |_{Q_4}$$

R₁, R₂ noise




$V_n|_{IN}$ and V_n are on the same loop,


therefore $\overline{E_n^2}|_{R_{1,2}} = 4kT(2R_1)$

Note: R_1, R_2 increase @ Q_3, Q_4 noise and their noise is directly comparable to the input differential pair noise \rightarrow their contribution (remember that $g_m R_e \gg 1$) will most probably be the largest one.

R₃, R₄ noise




$i_{cc} = \frac{V_{n4}}{\frac{1}{g_{m4}} + R_4} \rightarrow \overline{E_n^2}|_{R_4} = 4kT R_{34} \left(\frac{1 + g_m R_{12}}{1 + g_m R_{34}} \right)^2$



Since we're on the same loop, we can easily move the generator from left to right so that

$\overline{E_n^2}|_{R_3} = \overline{E_n^2}|_{R_4}$


Input pair offset



$$R_1 = R_2$$


We place V_{os} in order to balance the output current to 0. ($I_{o1} = I_{o2} = I_o$)
 Since $V_{R1} = V_{R2}$ (trivial), $V_{BE1} \neq V_{BE2}$:

$$\begin{aligned} V_{os} &= V_{BE1} + I_o R_1 - I_o R_1 - V_{BE2} \\ &= V_{BE1} - V_{BE2} \approx -V_{TH} \frac{\Delta I_s}{I_s} \end{aligned}$$



small error (refer to offset theory)

Input resistor offset



$$R_1 = R_1 + \Delta R_1 / 2$$

$$R_2 = R_1 - \Delta R_1 / 2$$

By balancing using V_{os} , we have $V_{BE1} = V_{BE2}$, so

$$V_{os} = V_{BE1} + I_o \left(R_1 + \frac{\Delta R_1}{2} \right) - I_o \left(R_1 - \frac{\Delta R_1}{2} \right) - V_{BE2} = \frac{(I_o R_1) \Delta R_1}{R_1}$$

$I_o R_1 \sim 1V \rightarrow$ Voltage headroom on bias

$\frac{\Delta R_1}{R_1} \sim$ is usually small

Note: R_1, R_2 do not have any effect on other offset contributions and moreover they add themselves a significant one!

R_3, R_4 offset

$$R_3 = R_3 + \Delta R / 2$$


$$R_4 = R_3 - \Delta R / 2$$

$$I_{Q3} \neq I_{Q4} \rightarrow V_{BE3} \neq V_{BE4}$$

V_{OS} unbalances the input pair so

$$\text{that } i_{OUT} = 0 \text{ and } i_{DIFF} \Big|_{V_{OS}} = \Delta I$$

$$\Delta I = \frac{V_{OS}}{\frac{2}{gm_{12}} + R_{12}} \quad (2)$$



Now we need to link ΔI to ΔR :

$$\left(R_3 + \frac{\Delta R_3}{2} \right) \left(I + \frac{\Delta I}{2} \right) + V_{TH} \ln \left(\frac{I + \frac{\Delta I}{2}}{I_S} \right) = \left(R_3 - \frac{\Delta R_3}{2} \right) \left(I - \frac{\Delta I}{2} \right) + V_{TH} \ln \left(\frac{I - \frac{\Delta I}{2}}{I_S} \right)$$

$$R_3 (\Delta I) + \Delta R_3 I + V_{TH} \ln \left(\frac{1 + \frac{\Delta I}{2I}}{1 - \frac{\Delta I}{2I}} \right) = 0 \quad \frac{1}{1-x} \sim 1+x \text{ for small } x$$

$$\ln(1+x) \sim x \text{ if } x \ll 1$$


$$R_3 \Delta I + \Delta R_3 I + 2V_{TH} \ln \left(1 + \frac{\Delta I}{2I} \right) \sim R_3 \Delta I + \Delta R_3 I + \frac{V_{TH}}{I} \Delta I$$

$$\Delta I = \frac{-I}{R_3 + \frac{1}{gm}} \Delta R_3 \quad (1)$$

We plug (1) into (2) $\rightarrow V_{OS} = -I \Delta R_3 \frac{1 + gm_{12} R_{12}}{1 + gm_{34} R_{34}}$


We find noise similarities again!

We can alternatively see this as:



$\Delta I R_3 \rightsquigarrow$ unbalancing voltage generator \rightarrow this leads to reason exactly like what we did for R_{34} noise

MIRROR GENERATOR OFFSET



Since $I_c \propto I_s \rightarrow \Delta I_s \rightarrow \Delta I_c!$

So $V_{R3} + V_{BE3} = V_{R4} + V_{BE4}$

$$R_3 \left(I + \frac{\Delta I}{2} \right) + V_{TH} \ln \left(\frac{I + \frac{\Delta I}{2}}{I_s + \frac{\Delta I_s}{2}} \right) = R_3 \left(I - \frac{\Delta I}{2} \right) + V_{TH} \ln \left(\frac{I - \frac{\Delta I}{2}}{I_s - \frac{\Delta I_s}{2}} \right)$$

$$R_3 \Delta I = -V_{TH} \ln \left[\left(\frac{1 + \frac{\Delta I}{2I}}{1 + \frac{\Delta I_s}{2I_s}} \right) \cdot \left(\frac{1 - \frac{\Delta I_s}{2I_s}}{1 - \frac{\Delta I}{2I}} \right) \right] \approx -V_{TH} \ln \left(\left(1 + \frac{\Delta I}{2I} \right)^2 \left(1 - \frac{\Delta I_s}{2I_s} \right)^2 \right)$$

$$R_3 \Delta I \approx -2V_{TH} \ln \left(1 + \frac{\Delta I}{2I} \right) - 2V_{TH} \ln \left(1 - \frac{\Delta I_s}{2I_s} \right) \approx$$


$$R_3 \Delta I \approx V_{TH} \frac{\Delta I}{I} - V_{TH} \frac{\Delta I_s}{I_s} \rightarrow \Delta I = \frac{V_{TH} \frac{\Delta I_s}{I_s}}{R_3 + 1/gm_{34}}$$

$$V_{os} \frac{1}{\frac{1}{gm} + R_1} \cdot \frac{1}{2} = \Delta I = \frac{V_{TH} \frac{\Delta I_s}{I_s}}{R_3 + 1/gm_{34}}$$

$$V_{os} = V_{TH} \frac{\Delta I_s}{I_s} \frac{1 + gm R_{12}}{1 + gm R_{34}} \rightarrow \text{similar to noise}$$


If $\beta < +\infty$ then we have an additional offset term given by the mirror (not computed but easy to find)

11) CMRR and fully differential amplifiers




Differential mode $V_{IN}^+ - V_{IN}^- = V_{DIFF}$
 Common mode $\frac{V_{IN}^+ + V_{IN}^-}{2} = V_{CM}$

For the output, there should be two gains, one diff. and one CM, that are orthogonal as well (not true)




$A_{D,D} = g_m R$ $A_{C,C} \approx -\frac{R}{2r_o}$

However, real circuits have non idealities \rightarrow two unwanted gains:




Which is worst? $A_{C,D}$ because after the stage the CM disturbance will not be recognized as common mode anymore



Consider a load mismatch and suppose that $2i_{c1}$ perfectly divides through R_1, R_2 :

$A_{C,D} = -\frac{\Delta R}{2r_o}$ \rightarrow statistical result

Of course, we could have an emitter area mismatch



$V_{OUT}^+ = \frac{g_m}{2} V_{DIFF} \left(R - \frac{\Delta R}{2} \right)$
 $V_{OUT}^- = -\frac{g_m}{2} V_{DIFF} \left(R + \frac{\Delta R}{2} \right)$

$A_{D,C} = -\frac{g_m}{4} \Delta R$


$A_{D,C}$ is generally less problematic because with fully diff amps we reject common mode contributions so the following stages will take care of this

Issues:

A_{CD} = following stages will recognize this as a wanted differential signal

A_{DC} = can push the 2nd stage (and 1st stage as well) into bias conditions that decrease the performance

In single ended amplifiers the problem is even worse




How do we limit A_{CD} and $A_{C,0}$?

- ① high impedance on tail gen
- ② perfect symmetry

② We never have it on single ended amps because of the current mirror!

Connection between openloop CMRR and closed loop circuits

$CMRR = \frac{A_{DD}}{A_{CC}}$ \leadsto it's open loop but we always work with feedback circuits, why is it still useful?



\leadsto This configuration exerts a lot the CM signal. Fully diff. amplifiers are better wrt. this.

Approximation: $V_E = 0$ for CM so $V_{CM} = \frac{V^+ + V^-}{2} = \frac{V_{IN} + V_{IN}}{2} = V_{IN}$

While $V_E = V_{IN} - V_O \frac{R_1}{R_1 + R_2}$ for DM

$$V_{OUT} \approx A_D V_E + A_C V_{IN} \rightarrow \frac{V_{OUT}}{V_{IN}} \approx \underbrace{\frac{A_D}{1 - G_{loop}}}_{\text{①}} + \underbrace{\frac{A_C}{1 - G_{loop}}}_{\text{②}}$$

Where $G_{loop} = -A_D \frac{R_1}{R_1 + R_2}$

- ① Wanted signal
- ② spurious signal

Figure of Merit: $CMRR = \frac{\text{wanted}}{\text{spurious}} = \frac{A_D / \text{①}}{A_C / \text{②}} = \frac{A_D}{A_C}$

And we end up with the open loop computed CMRR

If we were more rigorous:


$$V_E = V_{IN} - V_{OUT} \frac{R_1}{R_1 + R_2} \quad \text{and} \quad V_{CM,IN} = \frac{1}{2} \left[V_{IN} + V_{OUT} \frac{R_1}{R_1 + R_2} \right]$$

$$\frac{V_{OUT}}{V_{IN}} = \frac{A_D}{1 + \left(\frac{R_1}{R_1 + R_2} \right) \left(A_D - \frac{1}{2} A_C \right)} + \frac{1}{2} \frac{A_C}{1 + \left(\frac{R_1}{R_1 + R_2} \right) \left(A_D - \frac{1}{2} A_C \right)}$$

We're assuming that A_D, A_C are superimposable.

This is not true because A_{CM} can introduce distortion on the output with even harmonics!

Example of CMRR increase in bipolar tech



In this case the asymmetry is set by the npn mirror. Since npn transistors have higher β , this circuit has better CMRR because of the higher symmetry.

Where's the tradeoff? More transistors = lower speed at the cost of better CMRR (lower systematic offset)

(2) Rule of thumb for computing CMRR


$CMRR \approx \frac{V_A}{V_{OS}}$ → means we have a good tail generator
 V_{OS} → means we have low mismatches

We can prove that CMRR is in this order of magnitude with some examples:

1. Consider the previously computed $A_{DD} = g_m R$ $A_{CC} = \frac{\Delta R}{2r_o}$
 then $CMRR = \frac{g_m R}{\frac{\Delta R}{2r_o}} = \frac{I}{V_{TH}} \frac{2r_o}{\frac{\Delta R}{R}} \approx \frac{V_A}{V_{OS}}$

This is the most obvious case but other circuits will show a CMRR that is in the same order of magnitude.

2. Consider a mismatch on I_S of the diff. pair:



$$\frac{\Delta i_{cm}}{i_{cm}} = \frac{g_{m1} - g_{m2}}{g_{m1} + g_{m2}} \approx \frac{g_{m1} - g_{m2}}{2g_{m1}} \approx \frac{\left(I + \frac{\Delta I}{2}\right) - \left(I - \frac{\Delta I}{2}\right)}{2I}$$

$$\approx \frac{\Delta I}{2I} = \frac{\Delta I_S}{2I_S}$$

$$CMRR = \frac{g_m R}{\frac{1}{r_o} \left(\frac{\Delta I_S}{2I_S}\right) R} \approx \frac{V_A}{V_{OS}}$$


3. Consider a β mismatch on the mirror, then

$$CMRR = \frac{g_m}{\frac{1}{2r_o} \cdot \frac{2}{\beta}} = \frac{2r_o I}{V_{TH} \frac{2}{\beta}} \approx \frac{V_A}{V_{OS}}$$

↳ see previous computations

(Note: in example 2 see analog circuit design notes on question 17 on CMRR statist/determin. for a rigorous computation)

13) CMRR variation with frequency




At HF we experience the effect of C_{par} which has a fairly large value.

In order to generate $2I$ current, the tail gen must have:

- ① - Large $(\frac{W}{L})$
- ② low V_{ov} (because of voltage dynamic/headroom)
- ③ - large r_o for good CMRR \rightarrow Large $V_A \rightarrow L_{tail\ gen} \gg L_{min\ process}$


\rightarrow Since we meet ①, ③ requirements $\rightarrow WL = \text{Area}$ is large and so does the $C_{parasitic\ tail}$

Consider the CM half circuit:




$$i_{cem} = \frac{v_{cem}}{\frac{1}{g_m} + 2r_o} \cdot \frac{1 + s \frac{C_T}{2} \cdot 2r_o}{1 + s \frac{C_T}{2} (2r_o \parallel \frac{1}{g_m})}$$

$$= \frac{v_{cem}}{\frac{1}{g_m} + 2r_o} \cdot \frac{1 + s \frac{C_T}{2} \cdot 2r_o}{1 + s \frac{C_T}{2} \cdot \frac{1}{g_m}}$$




We don't care about the HF pole, we see that $i_{cem} \nearrow \nearrow$ pretty soon because C_T is large in value



DM + CM plot:



Both DM and CM gain see the miller pole (this plot is $\sqrt{v_{out}}$ of an hypothetical 2nd stage). If we considered just the i_{ccout} of the 1st stage, we would see the same result but with something like this:




14) Fully differential amplifier.



We do not care much about the gain sign, we can easily swap directions (helpful for filter implementation)

Most fully diff. implementations are CMOS. Consider active loads




Issue: match currents of the two back to back generators by design → We need to dissipate more power to add a Common Mode Feedback (CMFB) circuit.

What's the point of fully diff. then?

- PSRR is better because of more symmetry
- CM disturbances are rejected (Note: CM disturbs can either be external or directly related to the circuit topology. e.g. SW cap. circuits exert the CM a lot) → CMRR ↑
- Positive / Negative gain for free (single ended would need an additional inverting stage)


Fully diff telescopic amp



$I_5 = I_6 = I$ need to be matched to $I_0 = 2I$

gain $A_{DD} = \frac{g_m}{r} \cdot v_o [2 r_{op} g_{m,rop}] // [2 r_{on} g_{m,on}]$

Note: Rout changes for DM and CM




$v_o \Rightarrow \frac{v_o}{v_s} = \frac{1}{2z_1} \cdot 2z_2 = \frac{z_2}{z_1}$

$G_{loop} = - A_{DD} \cdot \frac{2z_1}{2z_1 + 2z_2}$

Note: $v_{cm,in}$ will be set by both output CMFB and input generator. CM voltage!

15) DTE and CTE biasing errors in fully diff amplifiers



1) Differential error (DTE)

$$I_{P3} = I + \frac{\Delta I}{2} \quad I_{P4} = I - \frac{\Delta I}{2}$$

We will experience output saturation

v_{out-} v_{out+} → Add issue (we will correct it with feedback)


We can say that DTE is a contribution to the offset

2) Common mode error (CTE):


$I_{P3} = I + \frac{\Delta I}{2}$ $I_{P4} = I + \frac{\Delta I}{2}$ → since it's a common mode contribution, it's a Acc issue

and therefore feedback can't correct it → CTF!


We divide DTE and CTE as follows:



Differential error correction through feedback



We can equivalently model the DTE as




$$V_{out_DIFF} \Big|_{OL} = \frac{\Delta I}{g_m} [r_{op} \parallel r_{on}]$$

$$|G_{loop}(s)| = \frac{g_m [r_{op} \parallel r_{on}]}{R_1 + R_2}$$

$$\underline{V_{out_DIFF} \Big|_{CL}} = \frac{\Delta I [r_{op} \parallel r_{on}]}{1 + g_m [r_{op} \parallel r_{on}] \frac{R_1}{R_1 + R_2}} = \underbrace{\frac{\Delta I}{g_m} \left(1 + \frac{R_2}{R_1}\right)}_{\text{Ideal gain}} \underbrace{\frac{1}{1 + \frac{1}{G_{loop}}}}_{\text{correction}}$$

Note: $\frac{\Delta I}{g_m}$ = input "equivalent offset" generator needed to unbalance the stage and correct the DTE



$$V_{out} \Big|_{V_{os}} = V_{os} + \frac{V_{os}}{2R_1} \cdot 2R_2 = V_{os} \left(1 + \frac{R_2}{R_1}\right) = \frac{\Delta I}{g_m} \left(1 + \frac{R_2}{R_1}\right)$$

$$V_{out} \Big|_{V_{in}} = V_{in} \frac{R_2}{R_1}$$


Diff gain differs from offset gain

Common mode error (correction: let's see)

Consider the same feedback circuit of DTE but now:



We now consider Acc for computing this ΔI contribution. $\int v_o^+$ and $\int v_o^-$




Consider the half CRT circuit, v_o is: $v_o = \Delta I [r_{op} / r_{on}(g_m r_{oTAIL})] \approx \Delta I r_{op}$




We now consider the R_1, R_2 feedback:

So $\Delta v_{cm OUT} \approx \Delta I r_{op} - \Delta v_{err OUT} \left(\frac{R_1}{R_1 + R_2} \right) \frac{r_{op}}{2r_{oTAIL}}$
 $= \Delta I \frac{r_{op}}{1 + \left(\frac{R_1}{R_1 + R_2} \right) \frac{r_{op}}{2r_{oTAIL}}}$ **Acc**



$G_{loop_{err}} = - \left(\frac{R_1}{R_1 + R_2} \right) \cdot \frac{r_{op}}{2r_{oTAIL}} \rightarrow r_{op} \approx r_{oT} \Rightarrow$ This "common mode loop" is very poor \rightarrow output still saturates

We may try to increase the loop gain with a telescopic configuration:



$Acc = - \frac{1}{2r_{oT}} (r_{op} g_m r_{op})$

Now Acc is μ (~ 100) times larger than the normal amplifier. Is it enough? NO:


$\Delta v_{err OUT} = \Delta I \frac{g_m r_{op}^2}{1 + \frac{R_1}{R_1 + R_2} \frac{g_m r_{op}^2}{r_{oT}}}$

Nothing changes because ① and ② increase by the same magnitude:


$\Delta v_{out} \approx \Delta I r_{oT} \left(\frac{R_2 + 1}{R_1} \right)$ $\rightarrow r_{oT}$ is large \rightarrow feedback is not enough

We need to devise a feedback that acts on the COT only. The solution for CME is thus the CTF.

16) Common Mode Feedback (CMF)



D17 circuit (partial)




$$A_{DD} = \frac{g_{m1,2}}{2} (2R \parallel 2r_{op3,4} \parallel 2r_{on1,2})$$

↳ ① there's R contribution

We can set $R \gg r_o$ because no bias current flows through it

- 1) v_{o+} v_{o-} rise because of ΔI
- 2) V_A rises as well
- 3) A current is generated on the CMF branch and
- 5) Tail generator increases its current because of ④
- 6) Negative voltage step compensates ③ to have the correct $V_A = V_{cm}$ as it is set by the CMF circuit

Real implementations sometimes use voltage buffers to get high A_{DD} :



We buffer R from $r_{op} \parallel r_{on}$ but we get

- More power dissipation
- less linearity than just R because of the active buffers (troublesome because v_o swing is large and a nonlinear CMF with large swings will move the $V_{cm,out}$ because of a differential signal only \rightarrow A_{DC} nonlinear contribution that depends on v_{oot} amplitude!)


$G_{loop}(0) = - \frac{g_{m6,7}}{2} \cdot \frac{1}{g_{m5}} \cdot g_{m5} \cdot r_{o3,4}$ in the order of a μ

Is this loop asymptotically stable? Both $C\pi$, $D\pi$ see different impedances:

$$\omega_{willer} |_{D\pi} = \frac{1}{\frac{C_o}{2} (2R // R_{op} // R_{on})} = \frac{1}{C_o (R // R_{op} // R_{on})} \approx \frac{2}{C_o R_{op}}$$


$$\omega_{willer} |_{C\pi} = \frac{1}{C_o R_{op}}$$

$D\pi$, $C\pi$ poles differ by a factor 2, 3 typically, but $C\pi$ has 3 extra poles at least!



① $G_{loop_{cm}}$ typically shows two poles in BW \rightarrow it can generate oscillations of the $C\pi$.

② To have just one pole in BW, we cannot do much other than lowering $G_{loop_{cm}}$ (it's the only correction that does not affect A_{mid} which is more critical)
How do we implement this lower gain? Double tail:



Remember that lower $G_{loop}(0)_{CMF} \Rightarrow$ lower accuracy

For example $\left(\frac{W}{L}\right)_{\pi_{5,2}} = \frac{1}{4} \left(\frac{W}{L}\right)_{\pi_5}$

Compute now the output swing due to a ΔI under the effect of the CTF

$$\Delta V_{out} = \frac{\Delta I_{top} r_{op}}{1 + g_{m6,7} \cdot \frac{1}{g_{m9}} \cdot \frac{g_{m5}}{4} \cdot r_{op}} \rightarrow g_{m5,2} = \frac{1}{4} g_{m5}$$

$$G_{loop(s)}|_{CTF} = -g_{m6,7} \cdot \frac{1}{g_{m9}} \cdot \frac{g_{m5}}{4} r_{op} \approx g_{m5} r_{op} \rightarrow \text{1 order of magnitude}$$

We can conclude that:


$$\frac{\Delta V_{out}}{\Delta I} \approx \frac{1}{\frac{g_{m6}}{4} \cdot \frac{g_{m5}}{g_{m9}}}$$

Compute now ΔV_{out} given an input CTF signal:

$$\frac{\Delta V_{out}}{\Delta V_{in}} = \frac{\frac{r_{op}}{2 r_{ot}}}{1 + G_{loop(s)}|_{CTF}} \approx \frac{1}{2 r_{ot} \frac{g_{m6,7}}{4} \frac{g_{m5}}{g_{m9}}}$$


CTF transfer is negligible, CTF is devised for setting the bias point. Of course A_{cc} will be slightly better as well.

We can view this from a $Z_{out}|_{CT}$ change:




By putting the numbers in ①, ② they could differ by one order of magnitude.

Removing miller pole from CTF transfer




We usually don't remove the pole at all because we want a stable CTF loop

Alternative CMF current control node



With a classic fully diff amp, we can directly connect VA to $V_{a3,4}$.



In CM (think about it in terms of CM half circuit) we will get a $1/gm$ impedance instead of r_{op}

$$\frac{V_{out}}{V_{in}} = - \frac{1}{2r_{op}} \cdot \frac{1}{gm_{3,4}} \rightarrow \text{transdiode!}$$


$$W_{Miller} |_{CM} = \frac{C_{\pi}}{2} (2R \parallel 2r_{on} \parallel 2r_{on})$$

↳ unchanged

$$W_{Miller} |_{CM} = \frac{1}{C_{\pi} \cdot 1/gm_{3,4}}$$


Therefore $A_{s,c}$ and $W_{Miller} |_{CM}$ changed!

For telescopic cascodes we'd need a level shifter:



Connecting VA to V_x directly would break the cascoded transistors voltage headroom.

17) Example of an active CMF circuit



Instead of a resistive sensing, we use a double mosfet pair (output load is now an added gate capacitance of the CMF) Working principle is trivial.

$$G_{loop}(s) \Big|_{CMF} = - \frac{g_{m6,8}}{2} \cdot 2 \cdot \frac{1}{g_{m11}} \cdot g_{m5,2} \cdot \frac{1}{2} R_{out} \Big|_{CMF}$$


↗ $r_{op3,4}$
↳ current division

$V_{crout} = V_{cm} + \Delta V_{crout}$ (set by designer)


$$\Delta V_{crout} = \frac{\Delta I R_{out,cm}}{1 + \frac{g_m}{g_m} \cdot \frac{1}{2} R_{out,cm}} \approx \frac{\Delta I}{\frac{g_{m6,8}}{g_{m11}} \cdot \frac{1}{2} g_{m5}} \sim \text{few mV typ value}$$

Even with large output voltage swing:


① large V_D signal still has symmetrical i_1 and i_2



② When $V_D > \sim V_{ov}$ we need to be careful because the stage is totally unbalanced and the CMF cannot react to CM swings anymore. Moreover, with large V_D swings, g_m change and $G_{loop} \Big|_{CMF}$ decreases



Notice that since one end of the pair is fixed to V_{cm} , a fully differential V_{D1}^+ , V_{D1}^- will still exert both ΔI and ΔI :




$$V_{DIFF1} = V_{D1} - V_{CM} \quad \left. \begin{array}{l} \text{same for} \\ V_{DIFF2}, V_{CM2} \end{array} \right\}$$

$$V_{CM1} = \frac{V_{D1} + V_{CM}}{2}$$


See the ΔI current contribution:

at first order, since V_{CM1} and V_{CM2} are in opposite directions, i_{CM1} and i_{CM2} are canceled through M_{11} branch (to first order)




Other notes:


- Sources of the double pairs have 2nd harmonics that are in phase \rightarrow contribution to I_{CM} current
- Originally designed not to have resistive loads on A_{DD}
- Real implementations have dummy loads to balance the V_{DS} for better symmetry.



- Any noise coming from the ΔI double pair and propagating back to the amplifier through M_{11} gives a common mode contribution because it drives a tail generator gate:



For the sake of completeness, let's be rigorous on Gloop (6)



If I move the M_6 gate by ΔV_{GS6} , how much is ΔI ? bias M_5 voltage

$$I R + V_{GS,1} = V_{DD}$$

↳ bias current

$$\frac{1}{g_{m5,1}}$$

$$I R + V_T + \sqrt{\frac{I}{k' \left(\frac{W}{L}\right)_{5,1}}} = V_{DD} \xrightarrow{\text{small } \Delta I} (dI)R + I(dR) = 0$$

$$dI = \frac{-dR}{\frac{1}{g_{m5,1}} + R} I \rightarrow \text{expected degenerated mirror result}$$

↳ Approx to be in linear region

$$R \approx \frac{1}{\mu_n C_{ox} \left(\frac{W}{L}\right)_6 V_{ov6}} \quad \text{where } V_{ov6} = (V_{GS} - V_T)_6 = (V_{DD} - V_T)_6$$

If we have $\Delta V_{DD} \rightarrow \Delta V_{GS1, M6}$, so for a small change dV_{DD} :

$$dR \approx -R \frac{dV_{DD}}{(V_{GS} - V_T)_6} \rightarrow \text{Now plug this into } \textcircled{1}$$


$$dI = \frac{I R}{R + 1/g_{m5,1}} \cdot \frac{dV_{DD}}{(V_{GS} - V_T)_6} = \frac{V_{DS6}}{(V_{GS} - V_T)_6} \cdot \frac{dV_{DD}}{R + 1/g_{m5,1}}$$

↳ $I \cdot R$

Remarks:

- If $V_{DD} \uparrow \Rightarrow I \uparrow$ - bias current I is insensitive to small V_{GS} change

The final Gloop (6) ΔI is:



$$\frac{\Delta V_{DDOUT}}{\Delta I} \approx \left(R + \frac{1}{g_{m5,1}} \right) \frac{(V_{GS} - V_T)_6}{V_{DS6}}$$


If we neglect $1/g_{m5,1}$, then:

$$\frac{\Delta V_{DDOUT}}{\Delta I} \approx \frac{1}{\mu_n C_{ox} \left(\frac{W}{L}\right)_6 (V_{GS} - V_T)_6} \cdot \frac{(V_{GS} - V_T)_6}{V_{DS6}} = \frac{1}{g_{m6,7}} \rightarrow \text{We finally (brutal approx.)}$$

demonstrated the previously mentioned estimation

Example of an overlapped capacitor...


Since in sw. cap filters we already need sw and clock design, we can think of a sw. cap CTF circuit too!




$$\frac{Q}{T_s} = \frac{cV_0}{T_s} = \bar{I} \rightarrow \frac{T_s}{c} = R_{\text{equivalent}}$$

Note: sw cap CTF is useless in circuits w/o sw cap.

because we wouldn't need clock and sw design. Look at the circuit:




To properly drive $\pi_{5,1}$ gate with the resistor sensing, we need a voltage (constant gen.) shifter V_A . When looking at the half circuit we see that we need an equivalent resistor and battery which can be easily implemented using sw capacitors. However, during phase 1 (ϕ_1), V_{GS} and V_{out} are floating \rightarrow connect another capacitor




Note: it's an equivalent resistor. Even though we use capacitors we still dissipate power on average!

And the following is the complete structure:



To properly compute instantaneous and average power dissipation and G_{loop}/C_{TF} stability, we always use simulations.


How it works. It's better to analyze a ΔI response using (and rearranging) the half circuit and seeing it as an OTA:



$A_0 = -g_{m5,1} \cdot r_{o3}$, $V_{in}^+ - V_{in}^- = V_{gs5}$
 V_{gs5} takes into account the bias current I and the added mismatch ΔI , V_{cr0} which can be seen at the gate as an offset on top of V_{B5} :

$V_{gs5} = V_{B5} + \frac{\Delta I}{g_{m5}}$ (2) $\Delta V_{gs} = \frac{\Delta I}{g_{m5,1}}$ (1) = seen as offset

To simplify the discussion, assume $A_0 \rightarrow +\infty$:



V_{cr0} is modeled as a generator on V_{in}^+ of the OTA:


Assume that all charge is transferred $Q_{TOT \phi_1} = Q_{TOT \phi_2}$

$$\left. \begin{aligned} Q_{TOT \phi_1} &\rightarrow (V_{cr0} - V_B) C_R + (V_{crout} - V_B - V_{os}) C_0 \\ Q_{TOT \phi_2} &\rightarrow (C_R + C_0) (V_{crout} - V_B - V_{os}) \end{aligned} \right\} \rightarrow V_{crout} = V_{cr0} + V_{os}$$

Since we can select whatever shift V_A , this sw. cap CTF is suitable for telescopic and folded cascode amplifiers

Note: the "usual result" (1) comes from the equivalent analysis of the linear circuit with just R and V_A battery. This last sw. cap analysis shows that this ΔI compensation can be adjusted with sw. caps instead

20) Fully differential folded cascode amplifier




We can control the bias current in V_A, V_B, V_C .

$I_1 > I$ and $I_0 = I_1 - I$


See analog circuit design notes for analysis

Slew Rate analysis

Recall for a standard fully diff amp:




For a folded cascode:



Note: $I_1 > 2I$ because $I_1 - 2I > 0$ on node A, otherwise $M_{5,6}$ would "shut off"
 $SR_{DIFF} = \frac{2I}{c}$

In reality, even with $I_1 - 2I < 0$ SR works but with lower slope. Moreover, since the M_5, M_6 have to reverse the charge conditions (i.e: switch drain with source), the whole process will take some time \rightarrow slower response and then we need to do it all again when recovering for the normal operation

21) CTF applied to a two stage amplifier




$$\begin{cases} 2I = I_3 + I_4 \\ I_6 + I_7 = I_8 + I_9 \end{cases}$$

Note: V_{IN}^- , V_{O}^- and V_{IN}^+ , V_{O}^+ are positive!

$$A_{cc} = \frac{V_{O,cm}}{V_{IN,cm}} > 0$$

$\Delta I \varepsilon$: additional offset adjusted by feedback

CTF ε : consider the classic R_1, R_2 feedback:



Note that, because of the double inversion, $G_{loop}(0)|_{CTF}$ will be positive!


$$G_{loop}(0)|_{CTF} = \frac{R_1}{R_1 + R_2} \cdot \frac{1}{2r_{o5}} \cdot r_{o3,4} g_{m7} (r_{o3} || r_{o7})$$

$\underbrace{\hspace{10em}}_{\sim 1} \quad \underbrace{\hspace{10em}}_{\text{large}}$

Not CTF! \rightarrow

This loop gain is usually large and wideband.

There is no particular solution to this, but since CTF is mandatory, we can:




By picking the other side of the differential pair, we add an extra inversion so that

$$G_{loop}(0)|_{CTF} < 0 \text{ which is the most important}$$

correction to a ΔI in bias conditions

22) CMF applied to a telescopic amplifier




Here we're loading the output with a capacitive load and we're directly balancing the bias current instead of going through the tail. Pros/cons:

- + faster because $G_{loop}|_{CMF}$ does not go through C_T
- CMF transistors now contribute to $\overline{E_n^2}$. Is it really true


Compute noise contribution:

First of all, π_7 and π_8 have now lower bias current thus lower noise overall ($I - I_0$ instead of I).

π_7, π_8 noise: We split π_8 noise in two $\Delta\pi$ and $e\pi$ parts (for the justification, see next answer 23)



π_{10}, π_{11} DM + CM noise decomposition:



$\frac{i_d}{2}$ of π_{10} flows to the output $\rightarrow 4kTf gm_{\pi_{10}} \left(\frac{1}{2}\right)^2 = e_n^2 \left(\frac{gm_{\pi_{12}}}{2}\right)$


The argument is that CMF lowers mirrors noise by I_0 , but at the same time increases stage noise by I_0 .

If we carefully select $\pi_{10}, \pi_{11}, \pi_{12}$ V_{ov} , we will end up with a less noisy stage.

However, since there are many close components to place into the layout, this CMF will affect the offset more.

23) Noise CM, DM decomposition, half circuit justification

①



What's the differential output noise?


$$v_{out}^- = 4kTR \quad v_{out}^+ = 0 \quad \rightarrow \quad v_{DIFF} = 4kTR$$

Is it really correct?

Suppose we split $\frac{4kT}{R}$ into two

DM, CM contributions:

②



Even noise generators are now

symmetrical to the central


axis, can we do a half

circuit noise equivalence?

The 3 current $\frac{i_n}{2}$ generators are totally equivalent to ①

$$v_{out}^- |_{DIFF} = \frac{i_n \cdot 2R}{2} \rightarrow v_n \frac{g_m}{2} \cdot 2R = \frac{i_n \cdot 2R}{2} \rightarrow \overline{e_n^2} = \frac{4kT}{R} \cdot \frac{1}{g_m^2}$$


Although being a trivial example, it justifies the use of noise in half circuits:



We have two load resistors

$$\overline{v_n^2} = 2 \cdot \frac{4kT}{R} \cdot \frac{1}{g_m^2}$$

24) Input / output common mode voltages with feedback



→ This stage cannot be a telescopic amp because the different IN/OUT bias voltages would generate a current in R_1, R_2 .


This could be a 2-stage fully diff. amp.

Telescopic amplifiers are used with capacitive feedback most of the times.




Compute the OTA V_{cm} given input source and output CTF V_{cm} contributions:

$$V_{IN_{cm}} |_{IDEAL} = V_{cm \text{ SOURCE}} \frac{R_2}{R_1+R_2} + V_{cmO} \frac{R_1}{R_1+R_2}$$

$$|G_{loop}(s)|_{CTF} \rightarrow +\infty$$




Capacitive feedback: example of a non-inv sw-cap integrator



→ Does not change continuously

- V_{cmO} is set by the CTF • V_{cmI} is set by V_A, V_B, V_{cmS}
- V_A, V_B need to be chosen based on the sw type (nMOS, pMOS, gate transmission)
- If we have a chain of filters, V_{cmS} will be V_{cmO} of the previous stage and it will be higher → V_A, V_B set accordingly to V_{cmOUT}

Practical note:



Be careful with V_Z , we need $V_Z \sim V_A$ so $V_X \sim 0$. This way, we don't have a big V_X onto the sw parasitic capacitor which could inject

charges elsewhere thus changing the overall CTF dynamics

25) feedback resistors R_1, R_2 mismatch

We can split the mismatch into DTE/CTE

This reasoning is also valid for SW cap


Assume an ideal OTA, $A_{D,D}$ is unchanged:

$$A_{D,D} = \frac{V_D}{R_1 + \frac{\Delta R}{2} + R_1 - \frac{\Delta R}{2}} \cdot 2R_2 = V_D \cdot \frac{R_2}{R_1}$$

If $G_{loop, CTE}(s)$ is not ∞ , the ΔR mismatch will introduce an asymmetry $\rightarrow V_{cm, out}$ will be influenced. Moreover

• $A_{D,C}$ will excite $V_{cm, in}$ because of the asymmetry


• $A_{C,D}$:



$$V_{x1} = V_{x2} = V_x \text{ because } V_E \rightarrow 0$$


$$\begin{cases} \frac{V_x - V_{cm, in}}{R_1 - \frac{\Delta R}{2}} = \frac{V_1 - V_x}{R_2} \\ \frac{V_x - V_{cm, in}}{R_1 + \frac{\Delta R}{2}} = \frac{V_2 - V_x}{R_2} \end{cases} \rightarrow V_{out} = V_1 - V_2 \approx \frac{V_{cm, in}}{DTE} \left(\frac{\Delta R}{R_1 + R_2} \right) \frac{R_2}{R_1}$$

We neglected the $V_{cm, out}$ change but we saw (already knew this result) that $V_{cm} \rightarrow V_{DIFF, out}$





We add C_c on Q_6 for Miller effect
 This comes with the positive zero!

Because of r_{π} , it's difficult to discuss freq response and SR performance. The $\frac{2I}{C_c}$ SR we usually compute can be considered to be "the ultimate" limit. In reality, we make lots of approximations just for ease of computation. Just as an example, we never consider external feedbacks. Let's now show that GBWP and SR are tightly related:



Assume $\beta \gg 1$, so:



In general, for a well designed opamp, GBWP is "fixed" by the technology because it's set by HF parasitic capacitances. Better tech \rightarrow HF poles $\nearrow \Rightarrow$ GBWP can be higher. This is especially true for bipolar because of R_{π} and higher β SR

$SR = \frac{2I}{C_c}$ $GBWP = \frac{g_{m1}}{C_c}$ so we can rearrange:

$SR = \frac{2I}{C_c} \cdot \frac{C_{m1}}{g_{m1}} = \frac{2I}{g_{m1}} \omega_u = \frac{2I}{g_{m1}} \omega_u \Rightarrow \underline{SR = 2 V_{TH} \omega_u}$
GBWP or ω_u $g_{m1} = \frac{I}{V_{TH}}$ Bipolar

Therefore, for a good bipolar stage, SR and GBWP are linked as computed.

$SR|_{cross} = V_{OV} \cdot \omega_u$ \leadsto cross SR is typ. larger than bipolar
 ($V_{OV} > 2V_{TH}$)



For the same I_{BIAS} it's better to have a smaller g_{m1} :

if $g_{m1} \downarrow$, GBWP = constant by technology $= \frac{g_{m1}}{C_c}$ so $C_c \downarrow \Rightarrow SR = \frac{2I}{C_c} \nearrow \nearrow$

But remember that lower $g_{m1} \rightarrow$ higher noise and offset!

Note on bipolar diff stage:

when do we reach the completely unbalanced point?




So, saturation point happens when $|v_D| > 2V_{TH} \approx 50mV$

See what happens during SR in the next page

27) Maximum input sinusoid in a non inverting amplifier

We said that $\max |V_D| = 2V_{TH}$ to totally unbalance the differential pair (previous page):



$$SR = 2V_{TH}\omega_0 = 2I/C_c$$



$$V_{OUT}(t) = V_{IN}(t) \left(1 + \frac{R_2}{R_1}\right)$$

Apply an input signal $V_{IN} = V_{IN} \sin(\omega_{IN} t)$, then boundary condition is set when $\max V_{OUT}$ slope matches SR:

$$\left| \frac{dV_{OUT}}{dt} \right|_{t=0} = V_{IN} \left(1 + \frac{R_2}{R_1}\right) \omega_{IN}$$

$$\text{Then } V_{IN} \Big|_{\text{MAX}} \left(1 + \frac{R_2}{R_1}\right) \omega_{IN} = 2V_{TH}\omega_0 \rightarrow V_{IN} \Big|_{\text{MAX}} = \frac{2V_{TH}\omega_0}{\omega_{IN} \left(1 + \frac{R_2}{R_1}\right)}$$

We now want to focus at V_E in this condition:





$$A_{DD} \Big|_{\omega=\omega_{IN}} = \frac{\omega_0}{\omega_{IN}}$$

$$\text{So } |G_{loop}(\omega_{IN})| = - \left(\frac{R_1}{R_1+R_2}\right) \cdot A_{DD} \Big|_{\omega_{IN}} = - \frac{R_1}{R_1+R_2} \cdot \frac{\omega_0}{\omega_{IN}} \text{ then:}$$


$$V_E \Big|_{\text{MAX}} = \frac{V_{IN} \Big|_{\text{MAX}}}{1 + |G_{loop}|} = \frac{2V_{TH} \frac{\omega_0}{\omega_{IN}}}{\left(1 + \frac{R_1}{R_1+R_2}\right) \cdot \frac{\omega_0}{\omega_{IN}}} \approx 2V_{TH}$$

(Note: The term $\frac{1}{1 + \frac{R_1}{R_1+R_2} \cdot \frac{\omega_0}{\omega_{IN}}}$ is simplified to 1, with a blue arrow pointing to it labeled "neglect".)


It makes sense, when SR starts to engage, we'd expect V_E to be at the limit of total unbalance, i.e:



So starting from these points $|i_1 - i_2| = 2I$ and $SR = 2V_{TH}\omega_0$



We never consider feedback in SR conditions. Why?



Buffer configuration is the worst.

We apply a large negative step on V_{in}^+ and instead of $2I/C_c$ we measure a lower SR.

While Q_2 is OFF, Q_1 is ON and on its base V_{out} is present. It is immediate to see that Q_1 and $2I$ form an ideal emitter follower, therefore $V_B|_{Q_1} = V_E|_{Q_1}$.


However, C_T is also present and i_{CT} is the discharge current because $V_{CT} \approx V_{out}$! So:

$$|SR_{real}| = \frac{2I}{C_c + C_T} = \frac{2I}{C_c} \cdot \frac{1}{1 + \frac{C_T}{C_c}} \rightarrow \text{Worsening factor due to } C_T$$

Modern technology reduced C_T value, but this is just an example that shows SR is more complicated than it looks

If we instead use a R_1, R_2 feedback, C_T sees a smaller voltage thus discharges at a lower rate

Furthermore, this feedback is not symmetrical!




Now Q_2 is an ideal emitter follower
Step on $V_B|_{Q_2} \rightarrow$ Step on $V_E|_{Q_2} = V_{CT}$

A voltage step on C_T means that we need to charge C_T with an instant current coming from the second stage \rightarrow V_{out} step

$$\frac{C_T \cdot V_{in}^{STEP}}{C_c} \sim \frac{2I}{C_c}$$

C_T is now fully charged by the 2nd stage


29) SR increase with degeneration



We intuitively get that by extending the linear range we increase SR performance:

- Slope in $V_D = 0$ is $g_m \rightarrow$ reduced gain
- Higher noise and offset because of lower $i_D = \frac{g_{m1,2}}{2} V_D$
- If in CMOS we $V_{ov} \uparrow \Rightarrow$ we pay in terms of CM voltage dynamics of input and output


Increase SR in bipolar opamps \rightarrow degenerate




It follows that $G_{m1} = \frac{1}{Re}$

$SR = \frac{2I}{C_c} \quad \omega_0 = \frac{G_{m1}}{C_c} = \frac{1}{Re C_c} \rightarrow \underline{SR = 2I Re \omega_0}$


We end up with a $2V_{Re}$ contribution instead of $2V_{TH}$:




Since it's possible to design the stage so that $V_{Re} \gg V_{TH}$, SR will increase a lot but at the same time it will perform badly in terms of noise / offset, CM voltage dynamics, ...




Multicollectors are easy to make in lateral pnps (not really feasible for npn vertical transistors)



With npn it's easy to make multiemitters



How can we use it? It was used as an old design trick:



By wasting $\frac{I \cdot n}{n+1}$ current, it's like having an equivalent stage with $\frac{I}{n}$ bias

Issues at the time (around 1970s):

- C_c was larger than the opamp itself (too much area)
- $2I$ can't be reduced because, being already at the limit, β would start to drop


By wasting current we get: $\omega_u = \frac{G_m}{C_c}$ where $G_m = \frac{g_m}{n+1}$

- G_m is reduced \rightarrow SR is also reduced ($SR = \frac{2I}{(n+1)C_c}$)
- We can decrease C_c value so that G_m and SR are the same with a lower capacitor area.

The LM741 uses another multicollector type of circuit to also decreasing C_c value but with keeping a reasonable SR performance.

$SR = 2 \cdot (n+1) V_{TH} C_c$ since we have a $n+1$ multiplying factor, we can relax the capacitor requirement to get the same SR and ω_u of before but with a smaller C_c area


31) Input impedance of a diff pair



$$\frac{\Delta V}{\Delta i_B} = Z_{IN}|_{DIFF} = 2r_{\pi} = \frac{2\beta}{g_m}$$

To increase Z_{IN} we can decrease I_{BIAS} so that $\frac{1}{g_m}$ increases \rightarrow be careful of β drop


We can increase Z_{IN} by adding another pair:



Note:

- I of Q_0 is already low
- I of Q_0 will make β of Q_0 drop for sure $\rightarrow \beta|_{Q_0} \approx \frac{1}{3} \beta|_Q$

Let's see how Z_{IN} is increased. Half circuit:




$$R_{IN} = \beta_0 \left[\frac{1}{g_{m0}} + \frac{\beta}{g_m} \right] \text{ trivial to see } \frac{1}{g_{m0}} \approx \frac{\beta}{g_m}$$

$$R_{IN} \approx \beta_0 \left[\frac{2\beta}{g_m} \right]_{I=10\mu A} \rightarrow R_{IN} \sim 100s \text{ of } \Omega$$


$\downarrow \approx 80 \quad \downarrow \approx 250$

This R_{IN} must be multiplied by 2 because of the other half

- Issues:
- β_0 is not good
 - low I_{Q_0} leads to low $f_T \rightarrow$ low speed. It can be ok for LF applications (e.g. INA temp. measure)
 - Half gain because $\frac{1}{g_{m0}} = \frac{\beta}{g_m}$



• Low current \rightarrow high noise!




$$i_n' = i_n \frac{Z_0}{Z_0 + Z_1} = \frac{\Delta V_n}{Z_0 + Z_1} \quad \overline{E_n^2} = \frac{2q I_{C_0}}{g_{m0}^2} = 2 \frac{V_{TH}}{g_{m0}}$$

$$\overline{E_n^2} = 2 \cdot \left(2 \frac{V_{TH}}{g_{m0}} \right) + 2 \cdot \left(2 \frac{V_{TH}}{g_m} \cdot 4 \right) \text{ Because of } \textcircled{1}$$

This term will be dominant because $\frac{1}{g_{m0}} = \beta \frac{1}{g_m}$


offset contribution

Consider a I_S mismatch in Q_0 transistors:



$V_{os} \approx \frac{V_{TH}}{I_{S0}} \frac{\Delta I_{S0}}{I_{S0}}$

We also have a not negligible contribution of β mismatch:




We get a V_{be} mismatch because of β and S_{β}


$V_{os} \approx V_{TH} \frac{\Delta \beta}{\beta}$

Calculations are standard, it's just to highlight some issues.

Enhancement using ideal emitter followers



Current generators will have the same I_{BIAS} of the diff pair because current is already low and β shouldn't drop so much.



$V_X = V_{IN} \cdot \frac{\beta/g_m}{\frac{1}{g_{m0}} + \beta/g_m} = V_{IN} \frac{\beta}{\beta+1} \approx V_{IN}$
 (ideal follower)




$I_{Q0} = I_Q \rightarrow g_{m0} = g_m$

$R_{IN} \approx \beta \left[\beta \cdot \frac{1}{g_m} \right]$ should be 2/3 times higher than before because β_0 does not drop anymore

Issue = double the burned power because of the additional current generators


Stage noise : consider just I_c

$$\overline{E_n^2} = 2 \left[\frac{2qI_c}{g_{m_{in}}^2} + \frac{2qI_c}{g_{m_{MIRROR}}^2} + \frac{2qI_c}{g_{m_0}^2} + \frac{2qI_c}{g_{m_{gen}}^2} \right]$$



Power is doubled but noise is way better than before (doubled noise instead of $\sim \beta_0$ times)

Current generator mismatch




If current generators have ΔI_s mismatch, by doing the same old math we end up with


$V_{os} \approx V_{TH} \frac{\Delta I_s}{I_s}$ because $\Delta I_s \rightarrow \Delta I$

32) Super β Transistors

By designing very thin base width we can achieve high current gain ($\beta \sim 1000s$). However, this comes at a cost: diffusion between collector and emitter can penetrate enough if V_{CE} is too high \Rightarrow Breakdown voltage (V_{CEmax}) of super β transistors is unusually low ($\sim 5V$) \rightarrow We need to design circuits that limit V_{CE} swings:



Super β
Symbol





Super β $V_{CE} \approx V_{BE} \text{ pup}$

Cascode limits the V_{CE} of Super β

We need to devise different topologies that limit the Super β breakdown voltage


32) LM741: level shifting issue and new idea



Issues:


- ① 2nd stage has low β and pnp is slower. Low β means $R_{out} \downarrow$
- ② 1st stage has pnp transistors \rightarrow still bad

Can we think of a solution? npn first stage + npn 2nd stage:




level shifting issue: $V_{BE} \approx 0.7$ but V_x is way above g_{nd} . We could place a V_B source instead but this would mean reducing V_{out} swing by a lot.

Let's see how LM741 goes around this:




Q_1, Q_2 emitters are degenerated by the very same $\frac{1}{g_m} \rightarrow$ small degeneration (it will be used for biasing the stage)



Because of $v_D \rightarrow r_D = V_D / \left(\frac{1}{g_m} + \frac{2}{g_m} + \frac{1}{g_m} \right)$

Q_3, Q_4 are used for biasing (see later) and level shifting. Since they are cascodes, they do not introduce speed/low β issues!


LM741 first stage biasing



β of the pnp transistor increases the loop gain.
 $I_E (1 + \beta_p) = 2I$
 $I_E = \frac{2I}{1 + \beta_p}$
 error signal
 We see that $G_{loop}(0) = -\beta_p$

What's $A_{c,c}$? See blue lines: a N_{cn} input increases the base of Q_3, Q_4 , the current increase will be set by the r_o of the $2I$ current generator

Mirror degeneration




Input bias current is $12 \mu A \rightarrow \frac{1}{g_m} = 2,5k \Omega$
 $R_{coll} \rightarrow \infty$ if $g_m R \gg 1$
 But $R \sim 1k \Omega$ so $\frac{1k}{2,5k}$ is not $\gg 1$

The degenerating resistors are in fact used for offset correction (they're variable), not for increasing the collector resistance. To first order, we can consider the stage to be NOT degenerated (when computing noise and R_c).

$A_{D,D}$ w/o 2nd stage = $\frac{g_m}{A} \cdot 2 R_{out} \approx R_{out}$ is very difficult to evaluate because of feedbacks


where $R_{out} = 2r_o \parallel 1,7r_o \approx r_o$
 approx $(\frac{1}{g_m} g_m r_o + r_o) \approx 2r_o$



The feedback bias network will increase the equivalent resistance up to few $\sim 11 \Omega$ (not shown)


Frequency response

For R_{out} we did not consider the 2nd stage:



β/gm is fairly low wrt R_{out1}


Reason: I_{BIAS} 2nd stage is high because of frequency compensation, so $1/gm$ is low.



To move the RHP zero away from the pole $\rightarrow Gm_2 \nearrow$ so I_{BIAS2} needs to be large.


Note: in CMOS we use the nulling resistor because increasing 2nd stage bias current would lead to a large V_{ov} \rightarrow this would lead to systematic offset on the first stage and it needs to be avoided by design (see analog circuit design notes!)

What can we do to increase β/gm seen resistance? Buffer




Darlington pair increases DC resistance, however it shows an inductive behaviour! \rightarrow Frequency compensation (together with C_c) is a mess \rightarrow Bipolar are difficult to use because of R_x

Compensating the β problem




→ There are some similarities on nodes ① and ② thanks to the β comp generator and to the darlington generator. Bias currents ($11\mu\text{A}$ and $17\mu\text{A}$) are probably different because there can be some room for offset trimming through R

Output stage of the LM741



Input stage mirror β -helper circuit calculation



$V_{BE5} = V_{BE6}$, suppose $I_{S5} = I_{S6}$, then


$$V_{TH} \ln\left(\frac{I_{S5}}{I_{S5}}\right) = V_{TH} \ln\left(\frac{I_{C6}}{I_{S6}}\right) \rightarrow I_{C5} = I_{C6} = i_c$$

$$\bar{i} = i_c + i_b = i_c + \frac{i_e}{\beta+1} = i_c + \frac{i_c}{\beta+1} \left(\frac{1}{\beta} + 1\right)$$

$$i = i_c \left(1 - \frac{2}{\beta(\beta+1)}\right)$$

So we get a β enhancement on the $i - i_c$ difference (remember, for a 1:1 mirror $i_{in} = i_{out} \rightarrow i = i_c$ ideally)

LM741 input stage noise



$$i_{cc} |_{v_n} = 2 \cdot \frac{g_m}{4} v_n = \frac{g_m}{2} v_n$$

Q1) $v_n \cdot \frac{g_m}{2} = \frac{i_n}{2}$ \hookrightarrow i_n divides by half because of the degeneration

$$\overline{E_{n_{1+2}}}^2 = \frac{2qI_c \times 2}{g_m^2}$$

①

Q3, Q4) Same Q1, Q2 contribution

Q5, Q6) Directly flows through the out


$$\overline{E_{n_{5+6}}}^2 = \frac{2qI_c \cdot 4 \times 2}{g_m^2}$$

$$\overline{E_{n_{TOT}}}^2 = 12 \times \frac{2qI_c}{g_m^2}, \text{ if } I_c \sim 10\mu A \rightarrow \overline{E_{n_{TOT}}}^2 = 200 \frac{nV^2}{Hz} = \left(14.4 \frac{nV}{\sqrt{Hz}}\right)^2$$

If we consider v_{bb} ' noise $\overline{E_{n_{TOT}}}^2 \sim \left(17 \frac{nV}{\sqrt{Hz}}\right)^2$, if we consider the variable resistors $\rightarrow \overline{E_{n_{TOT}}}^2 \sim \left(16 \frac{nV}{\sqrt{Hz}}\right)^2 \sim$ noise is slightly lower thanks to the mild degeneration of the mirror!

LM741 Slew RATE

$$SR = \frac{qI}{C_c} \quad \omega_0 = \frac{g_m/2}{C_c}$$



\hookrightarrow general purpose opamps are unconditionally stable!



$$SR = \frac{2I\omega_0}{\frac{g_m}{2}} = 4 \frac{V_{TH} \omega_0}{g_m} \quad \hookrightarrow 2 \text{ for the standard opamp}$$

①: $i_{cc} = i_n = \frac{g_m}{2} v_{n_{IN}} \rightarrow v_{n_{IN}}^2 = \frac{4}{g_m^2} \cdot 2qI_c = \overline{E_{n_{5,6}}}^2$

because of the lower input G_m , it goes by itself that mirror noise is amplified (see exam example 10, the same thing happens)

So $\overline{E_{n_{TOT}}}^2 = (2 + 2 + 4 + 4) \times \frac{2qI}{g_m^2} \rightarrow$ Mirror Q5, Q6 are 4 times noisier than Q1, Q2. ...


LM741 MULTICollector input stage



Multicollector was used to reduce C_c size.

② In DM, mirror current is zero! Why, because of bias, CMRR, etc... reasons, so it doesn't double its current as usual.

Slew rate:




$$SR^{\pm} = \frac{I}{2} \frac{1}{C_c}$$

$$w_u = \frac{G_m}{C_c} = \frac{g_m}{8C_c}$$

$$\Rightarrow SR = 4V_{TH} w_u$$


Slew Rate is the same of the non-multicollector version, but here C_c area is smaller!

33) Simple current reference and sensitivity of a parameter



How does I_{IN} value changes with V_{DD} ? V_{DD} can be regulated (zener, etc---) but we'd like something insensitive to disturbs

$I_{IN} = I_{OUT}$ $I_{IN} = \frac{V_{CC} - V_{BE}}{R}$ for bipolar




How do we estimate the relative change of a quantity Δy given Δx ? small changes

Def Sensitivity $S_x^y = \frac{\Delta y / y}{\Delta x / x} \approx \frac{\partial y}{\partial x} \frac{x}{y}$ In our case:

$$S_{V_{CC}}^{I_{O}} = \frac{V_{CC}}{I_O} \frac{\partial I_O}{\partial V_{CC}} = \frac{V_{CC}}{\frac{V_{CC} - V_{BE}}{R}} \cdot \frac{1}{R} = \frac{V_{CC}}{V_{CC} - V_{BE}} \approx > 1$$

If $V_{CC} \gg V_{BE}$ then $S_{V_{CC}}^{I_{O}} \approx 1$

34) V_{BE} current reference



Important: always check loop gain

$$I_{IN} = \frac{V_{CC} - 0,7 - 2}{R_1} \quad I_O = \frac{V_{BE1}}{R_2}$$

V_{BE1} does not change much with I_{IN} , so sensitivity is way flatter than before

Note: I_B is neglected


$$\begin{aligned} \frac{I_O}{S_{V_{CC}}} &= \frac{V_{CC}}{I_O} \frac{\partial I_O}{\partial V_{CC}} & V_{BE1} &= V_{TH} \ln \left(\frac{I_{IN}}{I_{S1}} \right) \rightarrow I_O = \frac{V_{TH} \ln \left[\frac{I_{IN}}{I_{S1}} \right]}{R_2} \\ &= \frac{V_{CC}}{I_O} \frac{V_{TH}}{R_2} \cdot \frac{1}{\frac{I_{IN}}{I_{S1}}} \cdot \frac{1}{I_{S1}} \frac{\partial I_{IN}}{\partial V_{CC}} = \frac{V_{TH}}{V_{BE1}} \left[\frac{V_{CC}}{I_{IN}} \frac{\partial I_{IN}}{\partial V_{CC}} \right] = \frac{V_{TH}}{V_{BE1}} \frac{I_{IN}}{S_{V_{CC}}} \end{aligned}$$

improvement factor

• $S_{V_{CC}}^{I_{IN}} \approx 1$, $V_{TH} \approx 25\text{mV}$, $V_{BE} \approx 0,7$ $\rightarrow S_{V_{CC}}^{I_O} = 0,037$ so


for a $\Delta V_{CC} \%$ $\rightarrow \frac{\Delta I_{IN}}{I_{IN}} \sim 10\%$ while $\frac{\Delta I_O}{I_O} \sim 0,37\%$

Since we're using derivatives, we can find the same result by:




$$\frac{I_O}{S_{V_{CC}}} = \frac{V_{CC}}{I_O} \frac{\Delta I_O}{\Delta V_{CC}} = \frac{V_{CC}}{I_O} \frac{1}{R_2 \cdot g_{m1} \cdot R_1} = \frac{V_{TH}}{V_{BE1}} \left[\frac{V_{CC}}{I_{IN}} \cdot \frac{1}{R_1} \right] = \frac{V_{TH}}{V_{BE1}} \frac{I_{IN}}{S_{V_{CC}}}$$

$\hookrightarrow \frac{I_{IN}}{V_{TH}}$



35) CMOS version of the Vbe current ref




Sensitivity is higher wrt bipolar because $\ln[]$ is flatter than $\text{sqr}t()$

$$I_O = \frac{V_{GS1}}{R_2} = \frac{V_{T1} + \sqrt{\frac{2I_{IN}}{(\frac{W}{L})_1 \mu_{COX}}}}{R_2} \xrightarrow{(\frac{W}{L}) \gg 1} \frac{V_T}{R_2}$$

Math is the same as before:




$$\frac{I_O}{S_{VDD}} = S_{VDD}^{I_{IN}} \frac{V_{OV1}/2}{V_{GS1}}$$

Issues: we did not consider: temperature, mismatches, r_o , Z_{out} of the reference, load change, ---



36) Bootstrap and positive feedback on current ref


Let's find a way to achieve lower sensitivity



$$I_O = \frac{V_{TH} \ln\left(\frac{I_{IN}}{I_S}\right)}{R_2}$$
 → This equation is valid for some positive I_{IN} quantity.


Our goal is to have $I_{IN} = I_{OUT}$ w/o dependency on V_{cc} .

Idea! Mirror




• Source imposes a \ln characteristic

• Mirror imposes $I_{IN} = I_{OUT}$




First point is critical. At turn-on, the circuit will stick to this exact $I_O = I_{IN} = 0$ because $G_{loop} > 1$

We need a startup circuit that excites the current mirror so that we reach point (2)





Always check that $G_{loop} > 0$ for this reference



Startup circuit is mandatory (not shown here).


Note: this circuit is still sensitive to process/temperature 77

Deriving sources + startup



③ These diodes are typically implemented with transistors. At startup, when V_x is large enough to shut D_1 off it means that we moved away from $I_{IN} = I_{OUT} = 0$.
 $V_x = 2V_{be} + I_{IN}R_x \rightarrow R_x$ needs to be large enough so that D_1 shuts off correctly.

CMOS bootstrap startup circuit




We use a CMOS inverter:


- At startup $I_0 = 0$ then $V_{R2} \approx 0$
- Inverter changes voltage $\rightarrow V_x \approx V_{DD}$
- R_x sucks current so we go to the right working point.

nMOS needs to be sized so that when $V_{R2} = \text{constant}$, the inverter shuts off $\rightarrow n_{MOS}|_{INV}$ is larger than $p_{MOS}|_{INV}$ (See Digital design notes)

37) CMOS parasitic VBE reference



This device can be made using CMOS technology, but: it's slow, β is small (large W_b), collector is connected to the bulk. However, we just need a diode in order to build a VBE reference!




Missing startup circuit but needed!

If $I_{IN} = I_{OUT}$, $V_R = V_{be}$, $I = V_{be} / R$


Is $G_{loop} < 1$?

$$i_{out} = \frac{1/g_{m1} + 1/g_{m\alpha_1}}{R + 1/g_{m2}} \cdot i_T < 1?$$



$\frac{1}{g_{m1}} + \frac{1}{g_{m\alpha_1}} < R + \frac{1}{g_{m2}}$ $\rightarrow G_{loop} < 1$ if $g_{m\alpha_1} R > 1 \rightarrow \underline{V_{be\alpha_1} > V_{TH}}$
 We verified that $G_{loop} < 1$


Note: if we wanted a low side current ref:



38) PTAT V_{TH} current reference

We want to generate a current reference that is proportional to temperature \rightarrow Proportional to absolute temp

We will use PTAT references to either build temperature sensors or to build BGR (see later) -



V_{TH} is absolute - dependant on temperature.

To measure it we can pick the difference between two V_{be} :

Q_2 has larger area (nA) wrt Q_1 (A) so

$V_{be1} > V_{be2} \rightarrow$ we will see a drop on R

$$V_R = V_{be1} - V_{be2} = V_{TH} \left[\ln\left(\frac{I}{I_{S1}}\right) - \ln\left(\frac{I}{I_{S2}}\right) \right] = V_{TH} \ln\left(\frac{I_{S2}}{I_{S1}}\right) =$$

$$\underline{V_{be1} - V_{be2} = V_{TH} \ln\left[\frac{nI_S}{I_S}\right] = \underline{V_{TH} \ln[n]}}$$


$$\underline{I = \frac{V_{TH} \ln[n]}{R}}$$

Note: if $T \uparrow$ also R can be proportional to temperature $\rightarrow R \uparrow$ but $V_{TH} \uparrow \Rightarrow I \sim \text{const}$


We need to know the kind of dependance of R with temperature

NOTE: Startup is missing!

I_S $G_{loop} < 1$?





$$\Delta i_o \rightsquigarrow \frac{\Delta i_o}{i_T} \approx \frac{V_{gm}}{\frac{1}{gm} + R} \rightsquigarrow \text{clearly } < 1$$




Curious note: switch mirrors connections

NO



$G_{loop} > 1$ VERY BAD!

39) CMOS implementation of V_{TH} PTAT ref




Startup circuit is missing

This is not a mirror since there is only one value for which ratio is 1:1, which is the working point itself

$$V_R = V_{BE1} - V_{BE2} = V_{TH} \ln[n]$$

$$I_{IN} = I_0 = \frac{V_{TH} \ln[n]}{R} \rightsquigarrow \text{PTAT!}$$

Note on V_{DD} disturbs:



① V_{DD} steps, voltage on C cannot change immediately


② V_{GS} momentarily increases

③ because of ②, a Δi current flows into the source, but since there is only one working condition, the source reflects the current change

thanks to the Gloop correction


④ the reflected current flows into C so that V_{GS} returns to the correct, final value that allows $I_{IN} = I_0$

Is Gloop < 1 ?




$$i_0 = i_r \frac{\frac{1}{g_{m_n}} + \frac{1}{g_{m_q}}}{\frac{1}{g_{m_n}} + \frac{1}{g_{m_q}} + R} < 1 \text{ for sure!}$$

4.0) Cascoded ref. and other miscellaneous references:





If $V_{DD} > 1$, we can allow r_o increase through cascodes. We typically cascode the output transistor as well!




High-side referred V_{BE-REF} :

The npn is:



Other high-side V_{AS-REF}


$$I_1 = I_0 = \frac{V_{ASH}}{R} = \frac{|V_{IP}| + V_{OVH}}{R}$$



Other V_{AS-REF}

$$I_0 = \frac{V_{ASS}}{R}$$

41) Constant g_m current reference



We would like a cross current reference that works with low V_{DD} that is "insensitive" to temperature and voltage supply.

If $I_N = I_{OUT}$, then $V_{GS1} = V_{GS2} + IR$


$$\sqrt{\frac{2I}{\mu C_{ox} \left(\frac{W}{L}\right)_n}} + V_T = \sqrt{\frac{2I}{\mu C_{ox} \left(\frac{W}{L}\right)_n K}} + V_T + IR \quad \text{where } K \text{ is a multiplying factor.}$$

$$\sqrt{\frac{2I}{\mu C_{ox} \left(\frac{W}{L}\right)_n}} \left(1 - \frac{1}{\sqrt{K}}\right) = IR \quad \frac{2I}{\mu C_{ox} \left(\frac{W}{L}\right)_n} \left(1 - \frac{1}{\sqrt{K}}\right)^2 = I^* R^2$$

$$I_0 = \frac{1}{\mu C_{ox} \left(\frac{W}{L}\right)_n} \frac{1}{R^2} \left(1 - \frac{1}{\sqrt{K}}\right)^2$$

Does not depend on V_{DD} and temperature dependence may come from μ, R values

Loop gain check:



$$i_o = \frac{\Delta i}{g_{m1}} \cdot \frac{1}{R + 1/g_{m2}}$$

where $g_{m2} = \sqrt{\mu} g_{m1}$

Is it < 1 ?

$$\frac{1}{g_{m1} R + \frac{1}{\sqrt{\mu}}} < 1 \quad R > \frac{1}{g_{m1}} \left(1 - \frac{1}{\sqrt{\mu}}\right) \rightarrow \text{let us reason:}$$

• R is > 0 • $\frac{1}{g_{m1}} \left(1 - \frac{1}{\sqrt{\mu}}\right) > 0$ (of course)

Since ①, ② are true, then $R^2 > \frac{1}{g_{m1}^2} \left(1 - \frac{1}{\sqrt{\mu}}\right)^2$ is true

Does this statement make sense? See:

$$R^2 > \frac{1}{2\mu C_{ox} \left(\frac{W}{L}\right)_n I} \left(1 - \frac{1}{\sqrt{\mu}}\right)^2 \rightarrow \text{We basically found the same equation of ③, thus this last}$$

statement must be true as well, therefore $G_{loop} < +1$

The origin of constant gm name

$$I = \frac{2}{\mu_n C_{ox} \left(\frac{W}{L}\right)_n} \cdot \frac{1}{R^2} \left(1 - \frac{1}{\sqrt{K}}\right)^2 \quad \text{Compute } g_{m1}$$

$$g_{m1} = \sqrt{2 \mu_n C_{ox} \left(\frac{W}{L}\right)_n I} = \sqrt{2} \sqrt{\mu_n C_{ox} \left(\frac{W}{L}\right)_n} \cdot \frac{\sqrt{2}}{\sqrt{\mu_n C_{ox} \left(\frac{W}{L}\right)_n}} \cdot \frac{1}{R} \left(1 - \frac{1}{\sqrt{K}}\right)$$


$$g_{m1} = \frac{2}{R} \left(1 - \frac{1}{\sqrt{K}}\right) \quad \text{common } K \text{ value is } K=4$$

Since K needs to be integer (because it multiplies transistors areas), we get $g_{m1}|_{K=4} = \frac{1}{R} \rightarrow R$ sets the gm value \rightarrow constant

$$g_{m2} = \sqrt{K} g_{m1} = \frac{2}{R}$$

VDD step

②



① VDD rises (step)


② V_{GS} , V_{DS} increases and a ΔI is generated

③ Since the mirror is unbalanced, we see a ΔI and $\Delta I'$ currents

④ $\Delta I - \Delta I'$ flows into C, V_G rises until C is fully charged and transient stops

RF circuits biasing:


Constant gm ref are usually used to bias RF stages:



g_m is set by R value and its $\left(\frac{W}{L}\right)_{LNA}$

$$g_m|_{LNA} \propto \frac{1}{R}$$

Diff pair biasing:



$A_{DD} = g_{m1,2} R_L$, but $I_{1,2} = \frac{I}{2}|_{REF}$

and $\left(\frac{W}{L}\right)_{1,2} = 2 \left(\frac{W}{L}\right)_{REF}$

Therefore $g_{m1,2} = g_{mREF} = \frac{1}{R}$

and $A_{DD} = \frac{R_L}{R}$

Gain is precisely set, accuracy depends on resistors relative mismatch only! R_L

4.2) BGR: band gap reference


Considered "the best circuit ever designed" it should be to first order insensitive to temperature

$\frac{\partial V_{REF}}{\partial T} = 0$ In the end, BGR turns out to be insensitive to both P, V, T variables (process, voltage, temperature).


Since it depends on bandgap \rightarrow insensitive to process.

So far, we saw:


• V_{TH} ref (PTAT) $\frac{\partial V_{TH}}{\partial T} = \frac{V_{TH}}{T} = \frac{k}{q} \approx 0,085 \text{ mV}/^\circ\text{C}$



• V_{BE} ref (CTAT) $\frac{\partial V_{BE}}{\partial T} \approx -2 \text{ mV}/^\circ\text{C}$




If we cancel the slopes by summing them \rightarrow Constant voltage!



e.g: $\frac{\partial V_{BE}}{\partial T} = -2 \text{ mV}/^\circ\text{C}$ then $\alpha = \frac{2}{0,085} \approx 24$


Note:



$\rightarrow V_{BE}$ depends on I_c , all points converge to a single voltage $\sim 1,2 \text{ V}$

When we change $I \rightarrow$ we must adjust α

Issue: V_{BE} is a little bit convex:



So, when V_{TH} and V_{BE} are summed, we still have some dependance on T change.

V_{BE} dependance on T


$V_{BE} = V_{TH} \ln\left(\frac{I_C}{I_S}\right) \rightarrow$ We can say $V_{BE} \propto V_{TH}$] Wrong! (4)

We need to take into account I_S dependancy on temperature:

(1) $I_C = I_S \exp\left(\frac{V_{BE}}{V_{TH}}\right) \Rightarrow A q \Delta_n \frac{n_i^2}{N_A W_B} \rightarrow n_i^2 \propto T^3 e^{-E_g/4T}$
 $\Delta_n = \mu_n \frac{kT}{q} \rightarrow \mu_n \propto T^m = T^{\frac{-3}{2}}$


(2) $I_S = b T^{m+4} \exp\left(-\frac{E_g}{kT}\right)$ depends exponentially on temperature!

It's worth noting that E_g depends on T as well:




$E_g(0) =$ real energy gap @ 0K (not measurable)
 $E_{g0} =$ theoretical energy gap interpolated from the 300K measurement (found in literature) $E_{g0} = 1,205 \text{ eV}$

Plug (2) into (1) and $I_C \approx b T^{m+4} \exp\left(\frac{V_{BE} - E_g}{kT/q}\right)$



Actually, the slope will be linear only at center:

- Large $V_{BE} \rightarrow$ burnt device
- too small $V_{BE} \rightarrow$ low bias and $\rightarrow \beta$ issues




What's the increase for a $\times 10$ I_C change?

$$\left. \begin{aligned} \ln I_C - \ln I_S &= \frac{V_{BE}}{V_{TH}} \\ \ln 10 I_C - \ln I_S &= \frac{V_{BE} + \Delta V_{BE}}{V_{TH}} \end{aligned} \right\} \rightarrow \Delta V_{BE} = V_{TH} \ln 10 \approx 60 \text{ mV } (3)$$

So, slopes change with temperature:

- 300K \rightarrow 60 mV/dec (3)
 - 400K \rightarrow 80 mV/dec
 - 200K \rightarrow 40 mV/dec
- $\rightarrow V_{BE}$ does not depend on V_{TH} only (4)



Let us derive $V_{BE} \propto T$ equation. Assume $c = b T^{m+4}$, then:

$$I_C = c \exp\left(-\frac{E_g/q + V_{BE}}{kT/q}\right) \rightarrow \underline{V_{BE} = \frac{kT}{q} \ln\left[\frac{I_C}{c}\right] + \frac{E_g}{q} = -\frac{kT}{q} \ln\left[\frac{c}{I_C}\right] + \frac{E_g}{q}}$$

@ 0K $\rightarrow V_{BE} = 1,2 \text{ V}$ correct. c is considered constant with T

BGR Full computation

$V_{be} = -\frac{kT}{q} \ln\left[\frac{c}{I_c}\right] + \frac{E_g}{q}$ \rightarrow This is not enough since we considered c to be constant with temperature. However $c = b T^{m+4} \rightarrow$ let us do the full discussion

Compute the V_{be} complete temperature dependence:

$$V_{be} = V_{TH} \ln\left(\frac{I_c}{I_s}\right) \rightarrow \frac{\partial V_{be}}{\partial T} = \frac{V_{TH}}{T} \ln\left(\frac{I_c}{I_s}\right) + V_{TH} \cdot \frac{1}{\frac{I_c}{I_s}} \left(\frac{\partial I_s}{\partial T}\right) \frac{I_c}{I_s}$$


$\downarrow f(T)$ $\downarrow f(T)$

For a specific bias point B given by fixed T, I then:

$$\left.\frac{\partial V_{be}}{\partial T}\right|_B = \left(\frac{V_{TH}}{T}\right)_B \ln\left[\frac{I_c}{I_s}\right]_B - \left(\frac{V_{TH}}{I_s} \frac{\partial I_s}{\partial T}\right)_B \quad \textcircled{1}$$

Since $I_s = b T^{m+4} \exp\left(-\frac{E_g}{kT}\right) \rightarrow \frac{\partial I_s}{\partial T} = b(m+4)T^{m+3} \exp\left(-\frac{E_g}{kT}\right) + b T^{m+4} \left(\frac{E_g}{kT^2} - \frac{1}{kT} \frac{\partial E_g}{\partial T}\right)$ ②

We now need $\frac{\partial E_g}{\partial T}$, but since we selected T_B, I_B (working point B):



$$\textcircled{1} \frac{E_g}{kT^2} \left(1 - \frac{T}{E_g} \frac{\partial E_g}{\partial T}\right) = \frac{E_{gB}}{kT_B^2} \left[1 + \frac{T_B}{E_{gB}} \cdot \frac{E_{g0} - E_{gB}}{T_B}\right]$$

Now we can complete ②:

$$\left(\frac{V_{TH}}{I_s} \frac{\partial I_s}{\partial T}\right)_B = \left(\frac{V_{TH}}{I_s}\right)_B \left(\frac{\partial I_s}{\partial T}\right)_B = V_{THB} \left[\frac{b(m+4)T_B^{m+3} e^{-\frac{E_{gB}}{kT_B}}}{b T_B^{m+4} e^{-\frac{E_{gB}}{kT_B}}} - \frac{b T_B^{m+4} e^{-\frac{E_{g0}}{kT_B}} \cdot \frac{E_{g0}}{kT_B^2}}{b T_B^{m+4} e^{-\frac{E_{gB}}{kT_B}}}\right]$$

$$\textcircled{2} = \frac{V_{THB}}{T_B} (m+4) - V_{THB} \frac{E_{g0}}{kT_B^2} \quad \text{So we finally say}$$

$$\left(\frac{\partial V_{be}}{\partial T}\right)_B = \left(\frac{V_{TH}}{T}\right)_B \ln\left[\frac{I_c}{I_s}\right]_B - \left(\frac{V_{TH}}{I_s} \frac{\partial I_s}{\partial T}\right)_B = \frac{V_{beB} - (4+m)V_{THB} - \frac{E_{g0}}{q}}{T_B}$$

e.g: $V_{beB} = 0,7V$ $m = -\frac{3}{2}$ $T = 300K$ $\frac{E_{g0}}{q} = 1,205V$

\rightarrow Set current I_c on point B, same thing for temperature

We get $\left(\frac{\partial V_{be}}{\partial T}\right)_B \rightarrow T=300K, V_{be}=0,7V \approx -1,89 \frac{\mu V}{K}$

Given this last value, now we need to watch α :

$$V_{REF} = V_{BE} + V_{TH} \alpha \rightarrow \left(\frac{\partial V_{REF}}{\partial T} \right)_B = \left(\frac{\partial V_{BE}}{\partial T} \right)_B + \alpha \left(\frac{V_{TH}}{T} \right)_B = 0$$

So we enforce


$$\left(\frac{\partial V_{BE}}{\partial T} \right)_B = \alpha \left(\frac{V_{TH}}{T_B} \right)_B \rightarrow -\alpha \frac{V_{TH_B}}{T_B} = \frac{V_{BE_B} - (1+m) V_{TH_B} - E_{g0}}{q}$$

↘ optimum alpha

$$\alpha|_{opt} = \frac{V_{BE_B}}{V_{TH_B}} + (1+m) + \frac{E_{g0}}{V_{TH_B} \cdot q}$$


$$V_{REF}|_B = \frac{E_{g0}}{q} + (1+m) V_{TH_B} \rightarrow \text{Source of the name "Bandgap reference"}$$


Depending on m value, we get $V_{REF}|_B \approx 1,26 \text{ V}$



Curvature is small. However, there are some circuits called "curvature correction" that take care of the deviation.


Therefore, in order to correctly design the BGR we need a working point.






(source: *Analysis and Design of Analog Integrated Circuits* – P. Gray, P. Hurst, S. Lewis, R. Meyer, 5th Ed., John Wiley & Sons, 2009)


V_{BE} vs. T



43) BGR circuit implementations: Kuizk circuit



e.g.



V_{in}^- step is larger because of the larger resistance so Gloop is negative!

The Black box (opamp + R_2 circuit) enforces the same current on the two branches so $V_R = V_{be1} - V_{be2} = IR = V_{TH} \ln[n]$ and

$$V_x = V_{be} + V_{TH} \ln[n] \leadsto \text{since } \alpha \approx 24, n = e^{24} = 2,7 \cdot 10^{10} \rightarrow \text{Not implementable}$$

Consider now the opamp circuit (Ideal opamp):

If feedback is ∞ and < 0 , then $V_E = 0 \rightarrow IR_2 = IR_3 = I$

We see that $V_0 = V_{REF}$ $V_{R3} = V_{TH} \ln[n] \leadsto$ sets the current

$$I = \frac{V_{R3}}{R_3} = \frac{V_{TH} \ln[n]}{R_3} \quad \underline{V_{REF} = V_{be2} + I(R_2 + R_3) = V_{be2} + V_{TH} \ln[n] \left(1 + \frac{R_2}{R_3}\right)}$$


Now we can design a true BGR $\rightarrow \alpha = \ln[n] \left(1 + \frac{R_2}{R_3}\right)$

If α is properly selected $V_{REF} = \frac{E_{g0}}{q} + (1 + \mu) V_{THB}$

If we wanted to relax $\ln[n]$ requirement: R_3 sets the current value so it can't be changed, while R_2 can be increased

However, check that Gloop remains negative

Issues: suppose that the opamp is affected by V_{os} :



$$V_{be1} + V_{os} \approx V_{be2} + R_3 I_{c2} \quad I_{c2} = \frac{V_{be1} - V_{be2} + V_{os}}{R_3}$$

$$I_{c2} = \frac{V_{TH} \ln[n] + V_{os}}{R_3} \quad \text{and it follows that}$$

$$\underline{V_{REF} = V_{be} + I_{c2} [R_2 + R_3] = V_{be2} + (V_{TH} \ln[n] + V_{os}) \left(1 + \frac{R_2}{R_3}\right)}$$

V_{os} is detrimental to the reference voltage (expected).

We need a large $\ln[n]$ so V_{REF} is less sensitive to V_{os}

I_C dependance on T for the Wilson circuit

$I_C = \frac{V_{TH} I_S [n]}{R_3}$ when computing the $\frac{\partial V_{BE}}{\partial T}$, we stated

that only V_{TH} and I_S were $f(T)$ while I_C did not depend on T . This is not true! look at (1), there is V_{TH} !

Rewrite the previous $\frac{\partial V_{BE}}{\partial T}$:

$$\frac{\partial V_{BE}}{\partial T} = \underbrace{\frac{V_{TH} I_S [n]}{I_C}}_{\text{previous expression}} - V_{TH} \left(\frac{\partial I_S}{\partial T} \right) + \underbrace{\frac{V_{TH}}{I_C} \cdot \frac{1}{I_S} \frac{\partial I_C}{\partial T}}_{\text{new addition}} \quad (2)$$

So, by considering (1) for the Wilson implementation:

$$\frac{\partial I_C}{\partial T} = \frac{I_C}{T} \text{ so } (2) = \frac{V_{TH}}{I_C} \cdot \frac{I_C}{T} = \frac{V_{TH}}{T}$$


Therefore we add (2) to the previous result

$$\frac{\partial V_{BE}}{\partial T} = \underbrace{\frac{V_{BE}}{T} - (4+m) \frac{V_{TH}}{T} - \frac{V_{TH}}{T} \frac{E_{g0}}{kT}}_{\text{previous}} + \underbrace{\frac{V_{TH}}{T}}_{\text{new}} = \frac{V_{BE} - (3+m) V_{TH} - \frac{E_{g0}}{q}}{T}$$

And, if the BGR is well designed $V_{REF} = \frac{E_{g0}}{q} + (3+m) V_{THB}$

Therefore the previous $(4+m)$ now becomes $(3+m)$

CROS bipolar BGR: we can implement the Wilson circuit using the shitty bipolar transistors:



Since $V_{REF} = 1,2$ and $V_{DD} \sim 1V$, we will have higher breakdown voltage transistors used in the BGR section in the IC. However, most of the times technology already allows for a $\sim 1,8$ breakdown voltage.


4.4) Brokaw BGR

$$R_1 = 1 \text{ k}\Omega$$

$$R_2 = 4,619 \text{ k}\Omega$$

$$R_3 = 40 \text{ k}\Omega$$

$$T = 300 \text{ K}$$



By looking at Q_1 degeneration it's trivial to see that $G_{loop} < 0$ (sign inversion is given by $\frac{I}{I_2}$) because less i flows through

Q_1 wrt Q_2 .


$$V_{be1} - V_{be2} = V_{TH} \ln \left[\frac{8}{1} \right] \rightarrow I_1 = I = \frac{V_{TH} \ln 8}{1 \text{ k}\Omega} \Big|_{T=300 \text{ K}} = 53,6 \mu\text{A}$$

$$V_{R2} = 2I \cdot R_2 = \frac{2 V_{TH} \ln 8}{1 \text{ k}\Omega} \cdot 4,619 \text{ k}\Omega = 19,2 V_{TH}$$

$$V_{REF} = V_{be2} + 19,2 V_{TH} \rightarrow = \frac{E_{g0}}{q} + (4 + \mu) V_{THB}$$

$$V_{REF} = V_{be2} + V_{TH} \ln \left[\frac{R_2}{R_1} \right]$$

4.5) CMOS BGR examples




$I = V_{R1} / R_1$ (Loop < 0 | R_1 branch has larger resistance so voltage step on V_{IN}^+ is higher)


$$V_{R1} = I \cdot R_1 = V_{TH} \ln[n]$$

$$V_{REF} = V_{BE2} + \left(\frac{R_2}{R_1}\right) V_{TH} \ln[n]$$

Remember that we absolute need an output buffer for V_{REF}
Another example: positive feedback BGR



double structure



$$V_{BE3} + \frac{R_3}{R_1} \ln[n] V_{TH} = V_{REF}$$


For the double structure:

$$I R_1 = \frac{(V_{BE1} + V_{BE2}) - (V_{BE3} + V_{BE4})}{R_1} = \frac{2 V_{TH} \ln[n]}{R_1} = I$$

$$V_{REF} = V_{BE5} + 2 V_{TH} \ln[n] \frac{R_3}{R_1} \xrightarrow{OS} V_{REF} = V_{BE5} + [2 V_{TH} \ln[n] + V_{OS}] \frac{R_3}{R_1}$$

Since we get a $\times 2$ factor on $V_{TH} \ln[n]$, V_{OS} will have less influence. However, we're not considering low β , r_o , mismatches, etc... so it's not a great design

4.6) CMOS low voltage BGR



$I = I_A + I_B$ left and right I_A, I_0 can be considered equal to first order because of the ideal opamp ($V_e \rightarrow 0$)

$$I_B = \frac{V_{TH} \ln 100}{R_B} \quad I_A = \frac{V_{BE1}}{R_A} \quad V_{REF} = R_C \left[\frac{V_{TH} \ln 100}{R_B} + \frac{V_{BE1}}{R_A} \right]$$


$$V_{REF} = \frac{R_C}{R_A} \left[V_{BE1} + V_{TH} \ln(100) \frac{R_A}{R_B} \right]$$

e.g: $R_A = 2,063 \text{ M}\Omega \quad R_B = 39,3 \text{ M}\Omega \quad R_C = 884 \text{ k}\Omega \rightarrow V_{REF} = 0,53 \text{ V}$

Thanks to the current division we downsized the output voltage. However, we still have all the issues mentioned (Loop not ∞ , mismatch, low β , Z_{out} , r_0) ...


47) Power supply rejection using cascoded references and integrated bias generation for the cascodes

Consider the usual $G_{loop} \gg \ominus$ ref. $V_{Tn} = |V_{Tp}| = V_T$ $V_{ovn} = V_{ovp}$




By considering the minimum allowable voltages we get $V_{TOT} = 3V_T + 2V_{ov} = \textcircled{1} + \textcircled{2}$


We can get better results with the use of the enhanced mirror:




We gain some headroom, however we need to generate V_B and therefore we burn more power, can we integrate V_B directly into the mirror itself? Yes, with the following:



The ultimate limit will be $RI < V_T$ since we must have $V_T + V_{ov}$ on the sum of the V_{bs} of the MOSFETs:




$\begin{cases} RI < V_T \\ RI = V_{ov} \end{cases} \rightarrow$ We must size $\left(\frac{W}{L}\right)$ and I correctly




- ① $\sqrt{\frac{I}{k}}$ sized so that it touches RI before V_T
- ② Badly designed

The needed operating range is $\frac{1}{\frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) R} < I_{op} < \frac{V_T}{R}$



We'll select I_{op} range so that we get some margin during operation. Let's see the complete cascode circuit. $V_T = V_{Tn} = |V_{Tp}|$, $V_{ovn} = V_{ovp} = V_{ov}$




$V_{TOT} = 4V_{ov} + V_T$ while it was $3V_T + V_{ov}$ before. With this implementation we save V_T per each (n,p type) cascode. In reality, we need to keep a margin for RI because of the before mentioned issues.

Pay particular attention where to put the $Q_1 + R_1$ so that we get the $0 < G_{loop} < +1$

This topology is one of the few cases in which transistors are designed to work with higher supplies because of course this circuit cannot work for $V_{DD} \sim 1V$.

48) Data converters introduction




σ_{quant} is the variable that tells us we can't have an accuracy of D/A conversion. Also, the limitation is always analog since it's very difficult to get ~20 bit while digital can reach 64 bit with no difficulty.


If reproduced signal has HF content, then quant. noise changes rapidly and it can be considered like a white noise.

V_{FS} = full scale range of the DAC

$$\Delta = \frac{V_{FS}}{2^B} = \text{LSB} \quad \text{then} \quad \sigma_{\Delta} = \frac{\text{LSB}^2}{12} = \frac{\Delta^2}{12}$$



Since we have quantized signals, the spectrum should be multiplied by a sinc^2 but we neglect it for this discussion:





The condition to have an "uncorrelated" quantization noise

for a sine wave is: avoid $\frac{fs}{f_{in}} = k$ where $k = \text{integer or fraction}$

e.g. if $k = \frac{17}{4} \rightarrow 17T_s = 4T_{in} \rightarrow \text{periodicity of quant noise}$


So k needs to be irrational (which is usually the case since the signal is not just a sine wave)

4.9) Linearity of a Converter



We have two typical measures: INL, DNL. However these are referred to just the static characteristic, what happens at AC?

Note:




Offsets and gain error are still considered linear because they can be easily corrected afterwards.

DNL: Differential Nonlinearity

Def it's the difference between the real step and the average step of the characteristic:

$$\bar{\Delta} = \sum_{i=0}^{N-1} \frac{\Delta_i}{N} \rightarrow DNL_j = \Delta_j - \bar{\Delta}$$

↳ step index



DNL_j = diff. nonlin. of the j-th step.


We take the average of the steps as to discard any gain and offsets affecting the conversion.

If we computed $DNL_j = \Delta_j - \Delta_{nominal}$ we would get large DNL error even with a gain error.

INL: Integral Nonlinearity



$$\text{INL}_J = \sum_{i=0}^J \text{DNL}_i$$

The idea is to compute the accumulated error





of the curve at the J -th step. However, if we just used $\text{INL}_J = \sum_{i=0}^J \Delta_i$ we would end up with large error when the curve is affected by gain/offset errors!

Note: some books study the definition of DNL, INL with either the linear regression of the curve as the avg one (best fit) or just by interpolating the first and last points!



We don't really care, DNL and INL are statistical quantities. We care to use them to get an idea of the linearity.


DNL, INL example



① Not monotonic, BAD DNL, GOOD INL. Note that monotonicity is critical in cases in which DAC is in a feedback loop (sign changes \rightarrow Gloop goes from <0 to >0)


② Monotonic, GOOD DNL, BAD INL

50) Current steering DAC




Current flowing into R for a 3 bit DAC is:

I , $2I$, $3I$, $4I$, ..., $7I$
 000, 001, ..., 111




We will avoid fully diff DAC in our discussion even though they are the most used

e.g: 10 bit, 500 Msps DAC



binary weighting



thermometric weighting

Each current generator is noisy, the LSB one (less current) is the noisier → will be the most critical one for the binary DAC. Thermometric DAC have all equal generators


- ① has 10 connection lines → Note that the occupied area of the current gen is the same for both types
- ② has 1024 connection lines

③ Consider the middle characteristic switch (from 511 I to 512 I) → We are turning off b_0, \dots, b_9 and turning on b_9 → high probability of glitching → large error

④ The probability of glitches depends on just the level:


e.g: I want 10 LSBs more → 10 current gen need to switch 99

SI) current steering DAC: statistical mismatches and DNL / INL




DNL (look at scanned plots): consider 1000 simulations

- Thermometric: just a single current gen is switching each time \rightarrow DNL should be constant




- Binary: we expect the biggest DNL to be right at $511I \rightarrow 512I$:



At the peak we end up with a $\times 32$ error wrt thermo!


Even though current gen are the same, the switching selection matters a lot when it comes to DNL!

INL: since it is the sum of past error, the only thing that matters is the number of generators (single I), not how they are connected \rightarrow INL should be the same for thermo/bin




Note that these are statistical quantities, it could happen that one binary DAC is way better than a thermo one!

Source: IEEE Journal of Solid-State Circuits, vol. 33, no.12, Dec. 1998, pp. 1948-1958
 (C. Lin, K. Bult)




One hundred MATLAB simulation results for thermometer-coded versus binary-weighted DAC.



RMS of 100 MATLAB simulation results for thermometer-coded versus binary-weighted DAC.

INL rms peak value demonstration


We said that $\sigma_{INL} = \frac{1}{2} \sqrt{1024} \sigma = 16 \sigma$



$I_{OUT} |_{1023} = N \cdot i$ and slope is $SL = \frac{N \cdot i - 0}{N} = i$

Single step slope (ideal)

Where i is the single current gen value




Each step slope is not i , but it will be $i + \delta_f$, where δ_f is the error affecting the LSB step, so

$$SL = \frac{\sum_{f=1}^N i + \delta_f}{N} = \frac{N \cdot i + \sum_{f=0}^N \delta_f}{N} = i + \frac{1}{N} \sum_{f=0}^N \delta_f$$

Since we're interested at the rms INL peak, what's the statistical error in the middle? CODE = N/2 (middle)


@ $\frac{N}{2}$ $\left\{ \begin{array}{l} \text{real value is } I_0 = \frac{N}{2} i + \sum_{f=0}^{N/2} \delta_f \\ \text{interpolated value is } I_0 = \frac{N}{2} i + \frac{1}{2} \sum_{f=0}^N \delta_f \end{array} \right.$



Note: real is taken at $\frac{N}{2}$ while interpolated just uses "the last point" therefore it considers all N


$$ERROR = \sum_{f=0}^{N/2} \delta_f - \frac{1}{2} \sum_{f=0}^N \delta_f = \frac{1}{2} \sum_{f=0}^{N/2} \delta_f - \frac{1}{2} \sum_{f=N/2+1}^N \delta_f$$

$$\sigma^2 = \frac{1}{4} \frac{N}{2} \sigma_\delta^2 + \frac{1}{4} \sigma_\delta^2 \cdot \frac{N}{2} = \frac{1}{4} N \sigma_\delta^2 \rightarrow \sigma_{INL} = \frac{1}{2} \sqrt{N} \sigma_\delta$$



error because 1st and last points are the only ones that are perfectly interpolated

Note: for a fully differential DAC, σ_{DNL} , σ_{INL} are symmetrical wrt zero:



So all the DNL, INL analysis + peak value are valid both for single and fully differential topologies!

5.2) Segmentation of current steering DAC

Given a specific DNL_{max} , for example 0.5LSB, what would be the needed area for each current generator

- Thermometric \rightarrow area A
- Binary \rightarrow area 1024A because of $\sigma^2 \propto \frac{1}{WL} = \frac{1}{A}$ and remember that we're talking about max DNL, which for binary was $\sqrt{1024} \cdot 0.5 \frac{I}{I}$

however, thermo needs lots of area because of the many connections


Given a specific INL, say 0.5LSB, we would get:

- Thermo \rightarrow 256A
 - binary \rightarrow 256A
- \rightarrow because of $\frac{1}{2} \sqrt{1024} \sigma$. INL figures are the same

Very often neither structure is ok. Solution? Segmentation


We split the first LSBs in one type and the MSBs in another

There's no rule on how to do the split:




Total current is $I_{TOT} = 31I + (32 \cdot 31)I = 1023I$

DNL, INL analysis of this is difficult, but output will have some periodicity. For example



Let's see:


- full bin \rightarrow 10 lines
 - full thermo \rightarrow 1024 lines
 - segmented \rightarrow 36 lines
- 36 is larger than 10 but $\ll 1024$.



Area of a current gen \rightarrow We need to take care of process gradients. How do we choose the positions of the generators? Maybe some centroid placement.


It is also possible to perform dynamic scrambling of the positions of each generator to have better DNL, INL 103

20/11/23 effect because of v_o and V_{DD}



The diff stage is fully unbalanced towards one or the other MOSFET. It follows that load resistors R will see a different r_o for each combination of currents!


example: 2 bit thermo DAC:



The possible combinations are:

$$-3IR \quad -IR \quad +IR \quad +3IR \rightarrow V_{out}$$


So the static, fully diff characteristic is




10 bit r_o study

Let's call CODE as index K , so $N=1023 \Rightarrow -N < K < +N$

We said that the total resistance seen by R (load) changes with K :




for
LSB



Note: this is systematic, and since it's symmetrical because it's fully differential \rightarrow 3rd harmonic generation!

$$V_{out}(K) = \frac{I(N+K)}{2} \frac{R \cdot \frac{2r_o}{N+K}}{R + \frac{2r_o}{N+K}} - \frac{I(N-K)}{2} \frac{R \cdot \frac{2r_o}{N-K}}{R + \frac{2r_o}{N-K}}$$



if $r_o \gg NR_L \rightarrow$

$$V_{out}[K] \approx \underbrace{IRN \left[\frac{K}{N} + \frac{K^3}{N} \left(\frac{NR}{2r_o} \right)^2 \right]}_{\text{Linear}} \rightarrow \text{3rd harmonic}$$

Note: if N is large and $R_L \sim 50 \Omega$, it's hard to meet the $r_o \gg NR_L$ requirement. If this is not met, we will see additional, odd harmonics term in $V_{out}[K]$

$$V_{out}[u] \approx IRN \left[\left(\frac{u}{N}\right) + \left(\frac{u}{N}\right)^3 \left(\frac{NR}{2r_o}\right)^2 \right]$$

$V_{out}[x] \approx G \left[x \alpha_1 + \alpha_3 x^3 \right] \rightarrow$ general expression for a
 const. gain α_1 lin term α_3 3rd 3rd ord distortion gain stage

$G = IRN$, $\frac{u}{N}$ = normalized input $\rightarrow -1 \leq \frac{u}{N} \leq +1$, $\alpha_3 = \left(\frac{NR}{2r_o}\right)^2$, $\alpha_1 = 1$

For a sinusoid $V_{out} = A \sin(\omega t)$ we get:

$HD_3 = \frac{1}{4} \frac{\alpha_3}{\alpha_1} A^2$, if $A = 1$ (maximum output), then $HD_3 \approx \left(\frac{NR}{4r_o}\right)^2$

e.g: requirement is $HD_3 < -60dB \rightarrow 4r_o > \sqrt{10^3} NR$

Note: $r_o \rightarrow \infty$ then $HD_3 = 0$ of course

V_{DD} effect on HD_3

$$V_{out}|_{V_{DD}}(u) = V_{DD} \cdot \frac{2r_o}{R + \frac{2r_o}{N-u}} - V_{DD} \frac{2r_o}{R + \frac{2r_o}{N+u}} \Rightarrow \text{assume } r_o \gg NR \Rightarrow$$

$$V_{out}[u] \approx V_{DD} \frac{RN}{r_o} \left[\left(\frac{u}{N}\right) + \left(\frac{u}{N}\right)^3 \left(\frac{NR}{2r_o}\right)^2 \right]$$


Same expression of r_o effect, but G is different.

Typically $IRN \gg V_{DD} \frac{RN}{r_o} \rightarrow \underbrace{I r_o}_{V_A'} \gg V_{DD} \rightarrow V_A' \gg 1,2V$
 $\hookrightarrow \sim 1,2$ typ \uparrow confirmed

For this reason, V_{DD} effect is usually neglected

(also, V_A is the one of a cascoded generator \rightarrow even larger)




Effect of C_{par}



\hookrightarrow In the real implementation we find multiple cascodes. With larger frequency, all C_{par} start to short, therefore r_o value continues to decrease and HD_3 increases.

The $V_{out}[u]|_{r_o}$ formula is in fact valid for DC only


04 / Comparator design: latch




We could use an inverter to have a well defined output (1/0).

But we need a threshold and an opamp is too complex. What can we do



Positive feedback and simple latch



initial condition, left and right out are $\sim \frac{V_{DD}}{2}$
 Suppose $\mu_p \left(\frac{W}{L}\right)_p = \mu_n \left(\frac{W}{L}\right)_n \rightarrow$ because of positive feedback we can't have a $\frac{V_{DD}}{2}$ stable point:




We need to exploit this to be used as a comparator
 Simplify the schematic \rightarrow



ϕ_1 : latch is off and capacitors are connected to V_{IN}
 ϕ_2 : latch is on and circuit unbalances based on capacitor voltage condition.

Since we have a very small V_{IN} , capacitors will be just slightly unbalanced ($\sim 1mV$ input)




A complicate problem is T_{CK} selection. If V_{IN} is too small, time for regeneration (ϕ_1) could be not enough \rightarrow metastability issues.

Note:

- noise has to be smaller than V_{IN}
- V_{OS} has to be smaller than V_{IN}
- charge injection of the switches must be less than V_{IN}

Issue: because of the hard switching we risk of injecting hard disturbances to the source \rightarrow Kickback

We put a preamp in order to have better reverse isolation to the source (imagine a 16 bit flash \rightarrow 16 comparators)




The preamplifier can also be used to relax some parameters (e.g: noise)

Note: since we have both preamp and

latch implemented with the same technology, preamp will show the same V_{os} . However, this V_{os} can be removed with some techniques (e.g: CDS).

Offset requirements can be critical in pipelined/interleaved architectures


Latch speed: we want to study the speed of the device



$$\begin{cases} G_m V_y = -\frac{V_x}{R} - \frac{dV_x}{dt} C & \rightarrow \text{inv 1} \\ G_m V_x = -\frac{V_y}{R} - \frac{dV_y}{dt} C & \rightarrow \text{inv 2} \end{cases}$$

Define $A_v = G_m R$ as gain, $\Delta V = V_x - V_y$ \rightarrow if we simplify the equations

$$\tau \frac{d[\Delta V]}{dt} = \Delta V [A_v - 1] \quad \rightarrow \quad \Delta V = \Delta V_0 e^{\frac{(A_v - 1)}{\tau} t}$$




Metastability occurs when ΔV_0 is too small $\rightarrow V_x, V_y$ lock to $V_{DD}/2$ for a long time. This is complicated to study and we'd just discard the data anyway (because it's not a clear 1/0 $V_{DD}/2$).

We want study metastability because offset/noise/power are well worse of a problem wrt metastability.

55) Offset reduction and canceling on latches + preamp

Correlated Double Sampling (CDS) or autozeroing:




If opamp is not ideal:

$$V_c|_{\phi_1} = V_{os} \frac{A_o}{1+A_o} \quad V_{in}|_{\phi_2} = V_{in} + V_{os} \left[\frac{A_o}{1+A_o} \right] \rightarrow \underline{V_E = V_{in} + \frac{V_{os}}{1+A_o}}$$

Note that the preamp has $A_o \sim 10 \div 20$ so

What if we change phases?






It still works but now on ϕ_1 V_{in} needs to drive the amplifier and capacitor!

So now $V_{os}|_{TOT} = \frac{V_{os \text{ PREAMP}}}{1+A_o} + \frac{V_{os \text{ LATCH}}}{A_o}$

Be careful: noise doubles because of the CDS.


We also expect this to partially cancel $1/f$ noise (see CDS notes on Signal Recovery)

Fully diff CDS




Output offset canceling

Since $A_o \approx 10 \div 20$, CDS will attenuate V_{os} by $1/(1+A_o)$ but it will not cancel it. Also this Output Offset Canceling (OOS) can be considered to be a CDS but it focusses on sampling the output offset directly:



Note: $C_1 = C_2 = C$ but what matters is the total branch voltage so $C_1 \neq C_2$ does not generate any mismatch issue in OOS




We see that in ϕ_2 we don't get any offset




However, this is not used because AC coupling does not let us easily set common mode voltages when we have to switch between two different levels.

Moreover, preamp is usually embedded into the latch

56) Strong arm comparator



CK is just a sync signal
 For $M7$ it open/closes,
 while for $S_{1,2,3,4}$ it shorts
 the signal to V_{DD}



At time 0^- , C_p and C_q are at V_{DD} , shorted by switches S_1, S_2 .
 C_x and C_y are connected to V_{DD} as well $\rightarrow M_3$ and M_4 drain and gate are shorted to V_{DD} $\rightarrow V_G = V_D = V_S = V_{DD}$ (M_3, M_4)

At time 0^+ , S_1 and S_2 disconnect C_p, C_q leading to $\textcircled{1}$.

We have a total $I_{cp} + I_{cq} \approx 2I_{cn} = I_{M7}$ that is discharging C_p, C_q .
 Since V_{in} is more positive towards M_2 , V_q will drop faster

At time \bar{t} one of the two capacitor voltages (V_q in our case)

dropped low enough to reach V_T difference
 $(V_{DD} - V_q|_{t=\bar{t}} = V_T)$. This means that
 M_4 source dropped a V_T under the gate \rightarrow ON


$$\text{Since } \frac{I_{cn}}{C_{p,q}} \bar{t} = V_T \rightarrow \bar{t} = \frac{C_{p,q} V_T}{I_{cn}} \rightarrow \text{time for } M_{3,4} \text{ turn ON}$$

We now want to compute a kind of gain for the preamp:

$$A_v = \frac{|V_p - V_q|}{|V_{in}|} = \frac{g_{m1,2}}{C_{p,q}} \cdot \frac{C_{p,q}}{I_{cn}} V_T = \frac{g_{m1,2}}{I_{cn}} V_T = \frac{2 I_{M7}}{2 I_{M7} V_{ov}} V_T = \frac{2 V_T}{V_{ov}}$$

Note: Since V_{in} is small, the current unbalance can be considered to be small as well. This is why we don't take into account the V_{in} unbalance for \bar{E} but we consider V_q, V_p to decrease as if they had the same I_{cr} .

- At time \bar{E}^+ , S_3, S_4 open in order to activate the latch. Since now M_H is ON and M_3 is OFF:



The regeneration starts. Since M_H is ON it can suck the current and make the output V_y go to zero. Viceversa for M_3 .


After some regeneration time $t_{REG} = \frac{C_{xy}}{g_{m3,4} \left(1 - \frac{C_{xy}}{C_{p,q}}\right)}$ (Not discussed)

V_x and V_y will be either at 0 or V_{DD} .

Note: • after regeneration, $M_{3,4}$ are OFF \rightarrow blocking state from latch to output \rightarrow helpful for kickback

- After t_{REG} no power is dissipated $\rightarrow P_{Diss} = f_{clk} V_{DD}^2 [2C_{p,q} + C_{xy}]$
Both C_p and C_q are charged/discharged; Only C_x or C_y are charged/disch. per each clock cycle

• Offset of the whole circuit is corrected on chip by capacitor banks and switches:





At startup we short V_{in} and compensate V_{os}

57) Comparator noise

Between 0 and 1 noise affects the strong arm latch on C_p, C_q .

$$\bar{E} = \frac{C_{p,q}}{I_{cr}} V_T = \frac{2C_{p,q}}{I_{cr}} V_T$$

\bar{u}^2  $\sigma_V^2 = \frac{\bar{I}_u^2 t}{C}$ \rightarrow it's a sort of noise integration

We can say that the variance of the out is grossly 
 $\sigma_{p,q}^2 [V^2] \propto \frac{2 kT \gamma g_{m12}}{C_{p,q}^2} t \rightarrow \sigma_{p,q}^2 |_{t=\bar{E}} \propto \frac{8kT \gamma g_{m12}}{C_{p,q}^2} \frac{V_T C_{p,q}}{I_{cr}}$
 grossly estimated


Given $A_v = \frac{g_{m12} V_T}{I_{cr}}$ let's input refer $\sigma_{IN,V}^2 = \sigma_{p,q}^2 \cdot \frac{1}{A_v^2} = \frac{8kT \gamma}{C_{p,q}} \frac{I_{cr}}{(g_{m12} V_T)}$

Since $\frac{2I}{V_{ov}} = g_{m12} \rightarrow \sigma_{IN,V}^2 = \frac{4kT \gamma}{C_{p,q}} \frac{V_{ov}}{V_T}$


Moreover, given the additional S_1, S_2 kT/C noise:

$\sigma_{IN,V}^2 = \frac{4kT}{C_{p,q}} \cdot \frac{V_{ov12}}{V_T} + \frac{kT}{2C_{p,q}} \frac{V_{ov12}^2}{V_T^2} \rightarrow \frac{kT}{C} \cdot \frac{1}{A_v^2}$

How do we test a comparator noise? We have 0 and 1 as out:



We apply a small known input bias $V_T \rightarrow$



Since noise is 0 mean, by shifting the input by V_T we unbalance the probability of 1 wrt 0


This way we can count $\#$ zeros and $\#$ ones so that:

$$\frac{n_0}{n_1} = \frac{\int_{-\infty}^{-V_T} f(x) dx}{1 - \int_{-\infty}^{-V_T} f(x) dx}$$

\rightarrow because of zero bias

If we didn't use V_T , we would get zero mean ($\frac{1}{2}$ probability) and therefore no meaningful result about σ can be obtained!

58) Recall on SW capacitors



$$I_{AVG} = \frac{C V_{IN}}{T_{CK}} = \frac{V_{IN}}{R_{eq}}$$

$$R_{eq} = \frac{1}{f_{CK} \cdot C} \quad \text{conservative}$$

On avg we're wasting charge to gnd \rightarrow since it's not a reversible work we're dissipating power $\rightarrow 0^\circ$ phase shift (unlike linear capacitors). Few remarks:





- We can design extremely large resistor values
- We can design filters which cutoff frequency and Q factor ($f_{filter} = R_{eq} \cdot C_2 = \frac{C_2}{C_1 f_{CK}}$) depend only on frequency of the clock (very accurate) and on the relative matching between physical components ($\frac{C_2}{C_1}$)

Noise of sw. cap is $4kT R_{eq} = 4 \left[\frac{kT}{C} \right] \cdot \left[\frac{1}{f_{CK}} \right] \rightarrow \left[\frac{V^2}{Hz} \right]$

Noise makes sense dimensionally

- Non-inverting integrator topologies come basically for free
- It's very difficult to design single ended stages

5.2) SW cap filter



Check the opamp stability:

ϕ_1 : opamp is basically a buffer \rightarrow we set C_{Miller} for the compensation.


ϕ_2 : C_1, C_2 feedback will narrow the BW if we keep the same compensation used for ϕ_1 . It means that we have an overcompensated opamp in ϕ_2 and the price to pay is in terms of t_{settle} .

In principle, if $\frac{C_1}{C_2} = 2$, we could achieve $BW|_2 = 2 BW|_1$

Some configurations in fact, during phase 2 remove a part of the Miller capacitor because of the less compensation needed


Discrete transfer function computation:

Remember that the z-transform is a model that does not take into account noise / t_{settle} / ...



We are still working with analog continuous time signals.

Consider the phases:



$$C_2 \{ V_0 [nT_{clk}] - V_0 [(n-1)T_{clk}] \} = -C_1 V_{IN} [(n-1)T_{clk}]$$


z-transform

$$C_2 V_0 (1 - z^{-1}) = -C_1 V_{IN} z^{-1}$$

$$\frac{V_0}{V_{IN}} (z = e^{+j\omega T_{clk}}) = -\frac{C_1}{C_2} \frac{e^{-j\omega T_{clk}}}{1 - e^{-j\omega T_{clk}}} = -\frac{C_1}{C_2} \frac{1}{e^{+j\omega T_{clk}/2} - e^{-j\omega T_{clk}/2}} =$$

$$\frac{V_0}{V_{IN}} (\omega) = -\frac{C_1}{C_2} \cdot \frac{e^{-j\omega T_{clk}/2}}{2j \sin(\frac{\omega T_{clk}}{2})}$$

Let us compare the sampled TF and the average Laplace one:



We can clearly see that for $f \ll f_{cu}$ \rightarrow DT and AVG are the same:

$$TF|_{DT}(w) = -\frac{C_1}{C_2} \frac{e^{-jwTc_u/2}}{2j \sin(wTc_u/2)} \sim -\frac{C_1}{C_2} \frac{1}{2j \frac{wTc_u}{2}} \rightarrow \text{same of } TF|_{AVG}(w)$$


$\begin{matrix} wTc_u/2 \rightarrow 0 \\ \rightarrow 1 \\ \sim wTc_u/2 \end{matrix}$

While near f_{cu} and for larger $f \rightarrow TF|_{DT} \neq TF|_{AVG}$

In general \rightarrow if $BW_{filter} \ll \frac{f_{cu}}{2} \rightarrow$ use ②


\rightarrow if $BW_{filter} \rightarrow \frac{f_{cu}}{2} \rightarrow$ use ①

60) Parasitic capacitances in sw cap, insensitive topologies




Because of the not controllable value of C_p , we risk some serious deficiencies when designing sw. cap filters.

There are some topologies that mitigate this problem.



We now have two C_p , but let us analyze what happens in ϕ_1 and ϕ_2 :




- C_x : @ ϕ_1 it's charged by V_{in} , @ ϕ_2 it's discharged to gnd
- C_p : @ ϕ_1 shorted to gnd, @ ϕ_2 shorted to virtual gnd but it was already discharged in ϕ_1

It's clear that neither C_p contribute to V_{out}

Also note that V_o is a non inverting integrator.

The relative z-transform TF is $\frac{V_{out}(z)}{V_{in}} = \frac{C_1}{C_2} \frac{z^{-1}}{1-z^{-1}}$ ①

If we switched phases




During ϕ_1 , $\frac{V_o}{V_i} = -\frac{C_1}{C_2}$

$\frac{V_o}{V_{in}}(z) = -\frac{C_1}{C_2} \cdot \frac{1}{1-z^{-1}}$ inverting integrator


Note that compared to ①, this TF does not have a pure delay at the numerator because V_o is readily available at ϕ_1 (because of the switching order)

61) Sw phase order and settling time criticality





Consider the two stray insensitive topologies. The obvious difference is the sign and the pure delay, but a critical aspect is the settling time. Consider a 7-th order filter:



Non inverting integrator



Inverting integrator




- 1 Vin charges C1 in $T_{ck}/2$
- 2 A1 charges C3 in $T_{ck}/2$
- 3 A1 settles to the updated V_{o1} value (but $C3$ is disconnected so there is no load) in $T_{ck}/2$
- 4 V_{in} charges $C1$, $A1$ needs to consequently settle after V_{in} change and at the same time load $C3$ is attached. The same thing happens for every stage in the chain

It's immediately clear that because of 4, $A1$ and $A2$ of the inverting configuration need to have a way larger BW of $A1, A2$ of the non-inv one. This is done because everything needs to be settled before $T_{ck}/2$.

We can conclude that, aside sign and pure delay, the non-inv configuration relaxes the settling time requirement a lot

62) Fully differential SW cap structure



We already mentioned that it's very difficult to implement single ended SW cap filters:



We already discussed it:
 out $V_{cm} \rightarrow$ set by CMFB only
 (if $G_{loop_{CMFB}} \rightarrow -\infty$)
 in $V_{cm} \rightarrow$ set by V_{crs}, V_A, V_B :
 $V_{cm,IN} = V_A + V_B - V_{crs}$


Why is it difficult to implement single ended SW filters?
 Mainly because of C_{in} : with fully diff. structures what matters now is the difference between charges on C_1 .

For differential signals it is obvious, but look at C_{in} :




- Φ_1 : V_{crs} is actively charging C_1', C_1'' by $V_{cm} - V_B$
- Φ_2 : charge on C_1', C_1'' is actually moving to V_{out} , but since it is the same quantity and ideal V_{out} senses differential charges only, the result is zero

Remember that SW cap filters very often use SW cap CMFB
Switch structure

- V_A  \rightarrow if $V_A \sim V_{DD} \rightarrow$ pMOS sw is used
- \rightarrow if $V_A \sim gnd \rightarrow$ nMOS sw is used
- \rightarrow if $V_A \sim V_{DD}/2 \rightarrow$ complementary pair must be used


In general, we try to design V_A, V_B so that the SW is a single MOS because of the easier clock distribution to manage

63) The sw. type problem



SW selection and design is a complicated problem. We want to avoid glitches, artifacts, noise, settling time

e.g: consider an ideal RC response: $\tau = R_{on} \cdot C$. V_{IN} is a step.




@ $\frac{\tau}{2}$ we have a residual ΔV . Given the same τ , this ΔV risks being too much if the ADC has high resolution (e.g 90 bit)

What can we do?
 - Reduce C so $\tau \downarrow \rightarrow$ higher noise (kT/c)
 - Reduce R_{on} so $\tau \downarrow \rightarrow$ wider MOS $\rightarrow C_{gs}, C_{gd} \uparrow$

In the second, we end up with larger occupied area and higher charge injection.

nMOS switch

$$I = \mu_n C_{ox} \left(\frac{W}{L}\right) \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$




$$g_m = \frac{I}{V_{DS}} = \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_T) = \mu_n C_{ox} \left(\frac{W}{L}\right) [V_{DD} - V_{IN} - V_T]$$

Note: g_m depends on $V_{IN} \rightarrow$ LTV response (not the usual RC).

It's better to work near 0V so g_m is high

pMOS switch

$$g_{mp} = \mu_p C_{ox} \left(\frac{W}{L}\right)_p [V_{IN} - |V_{Tp}|]$$





Exactly the same discussion made for nMOS.

Note that now, in order to have a high g_m


$V_{IN} \rightarrow V_{DD}$

What if the signal swings from 0 to V_{DD} ?


Transmission gate switch



g_{mp}, g_{mn} slopes can be asymmetrical because of different $\mu, (W/L), \dots$




Note: $V_{Tn} + |V_{Tp}| < V_{DD}$ but it's a tech problem



Condition to have a flat g_{TOT} in the middle is $\mu_n (W/L)_n = \mu_p (W/L)_p$ ①


This is preferred in HF samplers because of less LTV distortions (gm is flat in the middle \rightarrow V_{IN} does not change its value)

Generally $(W/L)_n = (W/L)_p$ ② is preferred because equal transistors areas means simpler, symmetrical layout and charge injection is exactly the same:



C_p are the same \rightarrow balanced charges on V_C

Therefore, the choice between ① or ② depends on the application. In general, it's advisable not to use transmission gates at all because:



Logic used to generate the driving signals introduce skew. This means that nMOS and pMOS


switch at different time instants.

Also, clock is affected by noise \rightarrow aperture noise of the switch.

At HF we increase the dissipated power and have a more complex clock management to mitigate jitter \rightarrow main source of power diss. 120

6.4.1 Charge Injection Compensation

By going fully differential, charge injection will be cancelled:



$$Q_{INF} = (C_{ox} WL) \propto [V_{DD} - V_{IN} - V_{TN}] \rightarrow V_{IN} \text{ depends on SW}$$

If we look at SW1 and SW2 V_{IN} is different:

$$V_{IN1} = V_{IN} + \frac{V_{IN}}{2} \quad V_{IN2} = V_{IN} - \frac{V_{IN}}{2}$$

$$\text{This means that } \frac{\Delta Q_1}{C_p} \neq \frac{\Delta Q_2}{C_p}$$

But, the difference is somewhat proportional wrt V_{IN} so it's not

a big issue. Call this proportionality factor $\beta \rightarrow \frac{\Delta Q}{C_p} = \pm \beta \frac{V_{IN}}{2}$

$$V_{DIFF ATP} = V_{OUT1} + \frac{V_{IN}}{2} + \beta \frac{V_{IN}}{2} - (V_{OUT2} - \frac{V_{IN}}{2} - \beta \frac{V_{IN}}{2}) = V_{IN} (1 + \beta)$$

where β is small.

Since it's linear \rightarrow no distortion


Body effect on charge injection

EOS threshold V_T depends on $V_{IN} \rightarrow$ critical for high performance converters


$$Q_{INF} = (C_{ox} WL) [V_{DD} - V_{IN} - V_{TN}] \rightarrow V_{TN} \approx V_{T0} + \gamma [\sqrt{V_{IN} + \phi} - \sqrt{\phi}]$$

Because of the nonlinear relation \rightarrow distortion

Q5) Dead time and Bottom-plate Sampling




Because of the before-mentioned clock management issues we HAVE TO introduce some dead time between phases




ϕ_1 to must be large enough so that we mitigate all the t_{settling} , skew, RC response, ...

Bottom-plate Sampling to control charge injection




ϕ_{1D} = delayed ϕ_1
 ϕ_{1A} = anticipated ϕ_1



We sample when SW2 is open

If SW2 opens before SW1, we can't ideally inject any charge:




We see ∞ resistance therefore no charge can be injected by SW1

What about SW2 injected charge? It's a CM contribution so CMRR will take care of that. We therefore need 4 total clocks.


Note that a transmission gate SW filter stage needs 8 clock

signals ($\phi_{1An}, \phi_{1Ap}, \phi_{2An}, \phi_{2Ap}, \phi_{1Dn}, \phi_{1Dp}, \phi_{2Dn}, \phi_{2Dp}$)

What about ϕ_2 ?



ϕ_{1A} : Q_s flows to C_2
 ϕ_{1D} : $-Q_s + CV_{IN}$ flows to C_2 so
 $Q_s - Q_s + CV_{IN} = CV_{IN}$ charge is balanced





\rightarrow This is the final 4 clocks and the relative switching orders. Keep in mind that since we can't control charge injection,

Bottom-plate sampling is mandatory

65) Disoverlap phase generator

We need a circuit to generate the anticipated + delayed signals + dead time for the switches.


We assume the clock to be square (absolutely not true because @ 10kHz the 3rd harmonic at 30kHz would be well filtered by parasitics --).



Suppose $t_{0,INV} \ll t_{0,NAND}$

We can drive a pMOS \rightarrow when $\phi_A = \phi_B = V_{DD}$ (1), pMOS is off


To drive a nMOS we put inverters:



Consider that the distribution of clocks is critical and it needs to cover a very large area \rightarrow large power dissipation just for the clock buses (it's the most critical line in sw-cap circuits)



6b) SW Bootstrap

We use nMOS because of the smaller area (wrt pMOS).




By placing a battery between V_{IN} and the gate, we can exploit the full $0 \div V_{DD}$ range without the need for a transmission gate.

We can use a capacitor:



Note: in ϕ_2 , $C_B \parallel C_{gs} \rightarrow$ because of charge sharing, the $V_{CB, \phi_1} = V_{DD}$ will give a lower V_{gs} in $\phi_2 \rightarrow C_B$ must be large enough so that the \parallel does not lower V_{gs} too much.

This is also why we need to restore C_B voltage in ϕ_1 .




SW design for bootstrap is critical because some of the sw need to be compatible with $\approx 2V_{DD}$ swings on their

terminals. For this purpose, we could use CMOS sw with thicker oxide layers, but they are usually slower and thus definitely useless for a high speed sampler.

Therefore we need IO/IS sw for driving just a single transistor using bootstrap!

67) Bootstrap implementation




Note that ϕ_1, ϕ_2 steps change based on nMOS or pMOS sw:

ϕ_1 \rightarrow nMOS \rightarrow pMOS

\rightarrow nMOS \rightarrow pMOS

C, D switches are easy because they discharge to gnd \rightarrow nMOS. They also have the same ϕ_2 driving signal.


Note: even though there is a single switch they can be implemented with multiple MOS in order to distribute the $2V_{DD}$ as V_{DS} (look at sw C)




E swings from 0 to V_{DD} : transmission gate \rightarrow

B, together with A, is the most critical because it/they can swing up to $V_{SIG} + V_{DD} \sim 2V_{DD}$.


During on phase:



Be careful, since this point can go up to $2V_{DD}$, if we connect the body to just V_{DD} it won't be the highest positive voltage in the circuit. For this reason, for this particular pMOS, we connect the body to C_B instead of the typical V_{DD} :




PM switch




Pay close attention to the body diode connection! Now the most positive voltage node is at the right (unlike sw B).



However we have a problem: during off operation it should be off, right?




It's obviously on →



This means that we're discharging the CB capacitor to VDD. Solution, we implement a transistor with larger voltage:





The issue is how to generate a $\phi_2 + V_{DD}$ signal:



We can use the Nakagome charge pump


08) Nanogoume charge pump

Goal: shift ϕ by V_{DD} :



- ϕ_1 : input signal ϕ is shorted to gnd, sw is closed by $\bar{\phi}$ and $C_{B'}$ is charged to V_{DD}
- ϕ_2 : input steps to V_{DD} , SW is opened by $\bar{\phi}$ and V_{OUT} can now shift to $2V_{DD}$.


But, we have the same problem as before because $\bar{\phi}$ needs to be shifted by V_{DD} in order to work correctly. What can we do? Double the circuit:



How does it work? Consider the startup:


Step 0)

Initial condition: $\phi = 0, V_{C_{B'}} = 0$



- ① $V_{CB} = 0 \rightarrow A = 0V, B = V_{DD}$
- ② Since $B = V_{DD}$, π_1 is on and some current flows, charging C_B
- ③ $V_{C_{B'}}$ goes up to $V_{DD} - V_T$

Step 1)




- ① ϕ jumps to V_{DD} , inversion on the right. Capacitor $C_{B'}$ shifts the voltage accordingly
- ② Since $B \rightarrow 0$, then π_1 shuts off. Since $A \rightarrow 2V_{DD} - V_T$ then π_2 is ON and it charges the right capacitor to V_{DD}

③ $A \rightarrow 2V_{DD} - V_T, B \rightarrow V_{DD} \rightarrow$ both π_1, π_2 are now off because



V_G is neither sufficiently high for turning them ON 127

Step 3)



- ① ϕ shifts to 0 so $\bar{\phi}$, A, B shift down and up accordingly
- ② $B \rightarrow 2V_{DD}$, $A \rightarrow V_{DD} - V_t$ so M_1 is on and M_2 is off
- ③ M_1 charges C_B' to V_{DD} reaching the final state:

Final state




From now on, the process repeats itself -
 As we can see, considering all switches and this CP used for $\phi + V_{DD}$, we end up counting up to 15 mos just for driving a samples sw with a bootstrap.

6.3) Sampled noise, SNR, aperture noise



$\Delta = \text{LSB} = V_{FS} / 2^B$
 Quant. noise $\sigma^2 = \frac{\Delta^2}{12}$



$$\text{SNR}^2 = \frac{\left(\frac{V_{FS}}{2}\right)^2 \cdot \frac{1}{2}}{\left(\frac{V_{FS}}{2^B}\right)^2 \cdot \frac{1}{12}} = \frac{12}{4 \cdot 2} \cdot 2^{2B} = 1,5 \cdot 2^{2B}$$


V_{IN} is taken at the best case $\rightarrow V_{IN} = V_{FS}/2$

$$\text{SNR}_{dB} = 10 \log_{10} \left(\frac{3}{2}\right) + 10 \log_{10} (2^{2B}) = 1,76 + 6,02 \cdot B \rightarrow \text{rearrange} \rightarrow$$


$$\text{ENOB} = \frac{\text{SNR}_{dB} - 1,76}{6,02} \approx \text{equivalent number of bits}$$

Usually, SNR is given and we compute the bits needed to achieve that SNR (e.g.: $\text{SNR}^2 = (A^2/2) / (NT/c)$)

Aperture/Jitter noise: CLK is a noisy signal \rightarrow




When we switch we get an uncertain time Δt given by jitter. To reduce it we must burn more power for the clock bus. Which are the consequences?



We commit an error during Δt , we think we're sampling right on the precise time instant but instead we get another value.

In which point do we commit the largest error?

Largest error is achieved at zero crossing because we



have the largest slope

$$V_{IN} = A_0 \cos(\omega_{IN} t) \quad \left. \frac{\partial V_{IN}}{\partial t} \right|_{\max} = A_0 \omega_{IN} \rightarrow$$

$$\Delta V_{\max} = A_0 \omega_{IN} \Delta t$$

The final variance will be $\sigma_{V_{\max}}^2 = A_0^2 \omega_{IN}^2 \sigma_{\Delta t}^2$

Therefore, at worst case we get:



$$\text{SNR}_{\text{Filter}}^2 = \frac{A_0^2/2}{\frac{A_0^2 \omega_{IN} \sigma_{\Delta t}^2}{2}} = \frac{1}{\omega_{IN}^2 \sigma_{\Delta t}^2} \Rightarrow \text{SNR}_{\text{Filter}} \text{ dB} = 20 \log\left(\frac{1}{\sigma_{\Delta t} (2\pi f_{IN} \Delta t)}\right)$$

As $f_{IN} \uparrow$ it becomes more difficult to keep jitter down

e.g: $f_{IN} = 1 \text{ GHz}$ ($f_{CU} > 2 \text{ GHz}$), $\sigma_{\Delta t} = 10^{-12} \text{ s}$

$$\text{SNR}_{\text{Filter}} \text{ dB} \approx 44 \text{ dB} \rightarrow \text{ENOB} = \frac{44 - 1,76}{6,02} \approx 7 \text{ bit}$$

70) Time Variant Nonlinearity of the sampler



$V_{sig} = \frac{V_{DD}}{2} + A \sin(\omega_{in} t)$
 where $A < \frac{V_{DD}}{2}$ we don't want hard clipping.

Since the sampler must swiftly follow the input signal we say that $\omega_{in} \ll 1/R_{on}C$ (keep in mind that we also need to satisfy Nyquist frequency)

Issue: no bootstrap \rightarrow gm changes with V_{in} :

$R \approx \frac{1}{\mu C_{ox} \left(\frac{W}{L}\right) [V_{GS} - V_T(V_{GS])]}$ Also $V_T \propto V_{GS}$

where $V_{GS} = V_{DD} - V_{sig} = V_{DD} - \frac{V_{DD}}{2} - A \sin(\omega_{in} t) = \frac{V_{DD}}{2} - A \sin(\omega_{in} t)$



Keep $V_T = \text{constant}$, we won't discuss V_{GS} dependence

We used to say $\frac{V_o(s)}{V_{in}(s)} = \frac{1}{1+sRC}$ for a LTI system

Laplace here does not help:

$I = C \frac{dV_{out}}{dt}$ $V_{sig} = IR + V_{out} = RC \frac{dV_{out}}{dt} + V_{out}$

R also depends on $V_{out} \rightarrow$ Nonlinear differential equation let us see what happens




- 1) At V_{in} positive peak, R increases \rightarrow pole shifts at low f .
- 2) At V_{in} negative peak, R decreases \rightarrow pole shifts at high f .

We can see that the pole modulation phase shifts V_{in} :

- 3) because of 1) we get an increased phase delay
- 4) because of 2) the phase delay decreases until it reaches the input and from there the waveform restarts

If we consider a small voltage drop on R $\rightarrow V_{out} \approx V_{in}$

We can then compute the magnitude of the current:



We then Taylor-expand R value:

$V_{in} = \frac{V_{DD}}{2}$ bias

$$R \approx \frac{1}{\mu_n C_{ox} \left(\frac{W}{L}\right) \left[\frac{V_{DD}}{2} - V_{IN}(t) - V_T(V_{IN}) \right]} = R_0 + r_1 V_{IN} + r_2 V_{IN}^2$$

$\left[\frac{R}{V} \right] \quad \left[\frac{R}{V^2} \right]$

when $V_{in} \uparrow \rightarrow R \uparrow$ so $r_1 \uparrow$ and r_2 should increase as well

We now consider V_R not negligible anymore and we compute


$V_R = R \cdot I = \textcircled{1} \cdot \textcircled{2} = \text{Cosine} \cdot \text{cosine multiplications} \dots =$

$$\approx R_0 C A \omega_{in} \cos(\omega_{in} t) + \frac{C A}{2} r_1 \omega_{in} \sin(2\omega_{in} t) - \frac{C A^3}{4} r_2 \omega_{in} \cos(3\omega_{in} t) + \dots$$

(o.t. = other terms)

We neglected minor double products. This is an already simplified discussion, we want to just give a hint on what's happening.

We now have fundamental, 2nd harmonic + 3rd harmonic.




We now analyze the spectrum on V_x
Considering also the effect of the switch

$$V_x = V_{sig} - V_x = \frac{V_{DD}}{2} + A \sin(\omega_{in} t) - R_0 C A \omega_{in} \cos(\omega_{in} t) + 2nd/3rd \text{ harmonics}$$


$A \gg R_0 C A \omega_{in}$ because we said $\omega_{in} \ll \frac{1}{R_0 C}$ so $R_0 C \omega_{in} \ll 1$

$$V_x \approx \frac{V_{DD}}{2} + A \sin(\omega_{in} t) + \frac{C A}{2} r_1 \omega_{in} \sin(2\omega_{in} t) - \frac{C A^3}{4} r_2 \omega_{in} \cos(3\omega_{in} t)$$

Without sampling



With sampling



Let us now quantify the distortion

$$\underline{HD_2} = \frac{C \frac{A^2}{2} \omega_{IN} r_1}{A} \quad \underline{HD_3} = \frac{C \frac{A^3}{6} \omega_{IN} r_2}{A} \quad \underline{HD_{TOT}} = \sum_i |HD_i|^2 \quad \xrightarrow{\text{TMD}}$$

TMD = Total Harmonic Distortion. It should be included in the SNR/ENOB computation.

Bootstrap will reduce this HD by a lot, but it won't cancel it. In fact, we did not take into account $V_T = f(V_{IN})$

We can't reduce V_{IN} amplitude for a better SNR because noise does not decrease:

$$SNR = \frac{A^2/2}{\frac{V_T}{C}} \rightarrow \text{if we lower } A \text{ by } \frac{1}{2}, \text{ capacitance needs to be increased } \times 4 \text{ to keep SNR the same}$$

$$HD_2' = C' \frac{A'}{2} \omega_{IN} r_1 = 4C \cdot \frac{A}{2} \cdot \frac{1}{2} \omega_{IN} r_1 = 2HD_2$$


Distortion of the 2nd harmonic is doubled

$$HD_3' = C' A'^2 \cdot \frac{1}{6} \omega_{IN} r_2 = 4C \cdot \frac{1}{6} \frac{A^2}{4} \omega_{IN} r_2 \rightarrow HD_3 \text{ does not change}$$


This is the proof why lowering V_{IN} amplitude is always a bad idea.

TU) Insight on threshold voltage generation for comparators

Fully differential comparators do not have an available "threshold" input. How can we do that? Consider a flash converter resistor string.




We get a thermometeric digital output
 If we use a resistor strip:



Comparators take A, B points for one input and then RI, 2RI, 3RI, -RI, -2RI, -3RI other comp input


DW capacitor comparator threshold

Note: the following configuration does not sample the offset.




ϕ_1 : latch reset phase.

Suppose $V_{cm} = 0$



\rightarrow Capacitors are shorted to the CM of the preamp and store V_{REF}



$$V_D = (V_{IN}^+ - V_{IN}^-) - (V_{REF}^+ - V_{REF}^-)$$


We got a fully differential threshold

There is no best threshold generation, it depends on the application.

For example, since this does not perform CDS, it can't be used in interleaved/pipelined converters in which offset is critical.


7.1) Pipelined ADCs

Comparators can be huge for some architectures (e.g.: 256 comp for 8 bit flash). We can do a split:



1st flash = coarse converter 2nd flash = fine converter

$K = 1$ or 2^m in our case $m=4$ so that we exploit the full scale range for the residue in the fine converter




If we pipelined the structure, we could run at full speed. However, settling and BW of the opamps will limit the speed.

e.g.:

- $K = 2^m$ we amplify \rightarrow BW of the gain stage is lower thus BW of the full ADC is lower but thresholds of the 1st and 2nd flash are the same
- $K = 1$ higher BW but we need to generate more thresholds

Typically, high speed is achieved with 1 bit stages ($K=2$)


example: $V_{IN} = 0,64V$



With a repeated stage we end up with



Keep in mind that MSBs are the most critical stages in terms of noise/linearity/etc because they are the most important! It wouldn't make sense to have the same requirements of the MSB stage on the LSB one.




This way, we can relax the power dissipation and matching requirements on the following stages.

These pipelined 1 bit flash are typically used in 10/12/16 bit and 10 MHz \div 100s of MHz converters.


7.2) Residual voltage and glitches/errors

Let us now focus on the 1st stage structure. 2bits ADC:






Black points should be translated to the center of the step not to have offset but we don't care, it's just for visualization. $K = 2^2 = 4$:

$$V_{RES}^{1st\ Stage} = 2^2 [V_{IN} - V_{DAC}^{1st\ stage}]$$






Nonlinearities in ADCs, DACs will influence the real static characteristic:

• DAC offset error:



The static characteristic will show a shift

• Residual amp gain error




We said that gain error of the amp is a linear one, but here it becomes detrimental to the full structure.

Many other errors are difficult to discuss but they all contribute to a nonlinear static characteristic

We'll see in detail what happens if one of the ADC comparators is affected by offset and how to compensate it with the redundancy technique

73) Redundancy technique


If one of the comparators is affected by an offset, we get a vertical error in $V_{RESIDUAL}$



$V_{\epsilon} = \epsilon \cdot 2^m = 4\epsilon$ for a 2 bit pipelined stage

On the final characteristic we get a nonlinearity

In fully differential structures, $V_{RESIDUAL}$ will be:




$\pm VR$ is a direct consequence of the fully diff structure

To remove the comparator offset we can apply the redundancy technique

→ redundant


Idea: we do something extra that is in principle not needed but it's done to recuperate the offset error.

In the flash ADC, use two comparators instead of the usual single one:



Thresholds

will be the following →





So: $\frac{+VR}{4} < V_{IN} < +VR \rightarrow$ higher half

$\frac{-VR}{4} < V_{IN} < \frac{+VR}{4}$ out of range

$-VR < V_{IN} < \frac{-VR}{2} \rightarrow$ lower half


Therefore we moved from 2 bit ADC to ~ 2 bits. DAC now is 2 bits as well.



By subtracting V_{IN} and V_{DAC} :

Working principle

Consider a 2 stage pipelined ADC without any offset. that uses the redundancy technique. Total bits will be 2 and the code output will be:




- ① $-VR < V_{IN} < -\frac{VR}{2} \rightarrow \text{code } 00$
- ② $-\frac{VR}{2} < V_{IN} < 0 \rightarrow \text{code } 01$
- ③ $0 < V_{IN} < \frac{VR}{2} \rightarrow \text{code } 10$
- ④ $\frac{VR}{2} < V_{IN} < VR \rightarrow \text{code } 11$

We will divide the analysis in 4 cases: to cover all $-VR$ to $+VR$ range, but we will cover only some ranges because the negative part is symmetrical so discussion is the same:


• $V_{IN} > \frac{VR}{2} \rightarrow$ comparators output 10 and $V_{RESIDUAL}$ (plot ①) is of course > 0 .

2nd stage, since it's the LSB, will be a simple comparator that distinguishes ≥ 0 only. Since $V_{RES} > 0 \rightarrow \text{LSB} = 1$

We now perform an addition considering the 2 bit 1st stage and 1 bit second stage (LSB).



• $V_{IN} < -\frac{VR}{2} \rightarrow$ comparators of the 1st stage output 00 and $V_{RESIDUAL} < 0$ so $\text{LSB out} = 0$




We covered the obvious cases

Let us now see the range $0 < V_{IN} < \frac{V_R}{2}$. In the $V_{RESIDUAL}$ we will see either 10 or 01 (unknown). The redundancy technique, when an unknown 01 is generated, treats it like a carry bit that will be propagated in the sum:

Recall that for $0 < V_{IN} < \frac{V_R}{2}$ → pipelined ADC code is 10

$\frac{V_R}{4} < V_{IN} < \frac{V_R}{2}$ Comparators of the 1st stage generate a 10. We can now see that the residual voltage (plot 2) is < 0 so





LSB out will be 0:

10 ← 1st
0 ← 2nd
10 → Result is consistent with 1

$0 < V_{IN} < \frac{V_R}{4}$ comparitors generate a 01 because it's in the unknown range. We can see that $V_{RESIDUAL}$ is > 0 (plot 2) so LSB out will be 1:

01 ← 1st ~ kind of a carry bit propagated to next stage
1 ← 2nd
10 → Result is consistent with 1


We verified that for every input voltage, the pipelined ADC output does not change. Oh great, we did twice the work but for what? Suppose now that the comparator has an offset. This system will still generate the correct code:



Exaggerated view of ϵ
We can now see that the 01/10 separation moved:

01 | 10 → 01/10 separation with offset
01 | 10 → 01/10 separation w/o offset (previous)

• $\frac{V_R}{4} < V_{IN} < \frac{V_R}{4} + \epsilon$ \leadsto without offset, this would have been in the 10 output region, but now it gives 01




But now $V_{RESIDUAL}$ is > 0 therefore LSB is 1

01 ← 1st
 1 ← 2nd
 10

Result is consistent with the output without offset

The same exact thing happens with $V_{IN} < 0$ and ϵ restricts the 01 zone ($V_{RESIDUAL}$ plot would then be ①)



What happens if offset is affecting the comp of the LSB? I must devise something else since it is the last bit and there is no following stage to propagate the carry bit to.

More in general, for multiple stage pipelines, the situation will be (e.g with 5 stages)

MSB	10	1st
	00	2nd
	00	3rd
	10	4th
LSB	1	5th
	<u>10011</u>	


MSB	01
	00
	10
LSB	1
	<u>10011</u>

Case where there is clear decision


Case where there are unknown values (same input V_{IN} but the pipelined ADC has offsets)

7A) Redundancy technique circuit description


S&H is embedded into the amplifier and we need $K=2$



ϕ_1 : $S_{1,4}$ short, $S_{2,3}$ are closed towards V_{IN}




ϕ_2 : Suppose DAC out is 0V



@ $t=0^-$ both C_f, C_s stored V_{IN} as charges in color █
 @ $t=0^+$ C_s is shorted by v_{out} and g_{nd} , charges move (color █)


Result is $V_{out} \cdot C_f = V_{in} [C_s + C_f] \rightarrow \underline{V_{out}} = \left[1 + \frac{C_s}{C_f} \right] V_{in} = \underline{2 V_{in}}$
 \uparrow
 $C_s = C_f$

ϕ_2 : Suppose DAC out is $+V_R$. By applying the superposition of effect



$\underline{V_{out}} = V_{in} \left(1 + \frac{C_s}{C_f} \right) - V_R \frac{C_s}{C_f}$
 $= 2 V_{in} - V_R = 2 \left[V_{in} - \frac{V_R}{2} \right]$


ϕ_2 : Suppose DAC out is $-V_R$:



$\underline{V_{out}} = 2 V_{in} + V_R = 2 \left[V_{in} + \frac{V_R}{2} \right]$


We can see that this circuit indeed implements 1

Let's see what happens to the opamp's offset. We can proceed in two ways of placing S_1 :



Closed S_1, S_4

(no offset removal)



Connecting the opamp as buffer removes the offset

Pros/cons of ①

+ We have higher speed wrt ② because opamp is in open loop and it does not need any Miller compensation

- Shunts C_s, C_f directly into the real ground

- Does not sample the offset

- S_4 is needed because OL operation will either make it go

to 0/ V_{DD} depending on V_{os} . S_4 represents a situation in


which V_{out} is kept in a balanced point in ϕ_2 (so it does not really need to be a real switch)

Pros/cons of ②

- Samples and cancels V_{os}

- We sacrifice BW because of the loop compensation needed

DAC design



DAC design is trivial:

- $\pm V_R$ is obtained on V_1, V_2 by inverting the connection with the two SPDT switches $S_{1,2}$




- $0V$ is obtained by shorting V_1 and V_2 together with S_0

This means that V_R can be highly linear (e.g. BGR) and therefore $+V_R = |-V_R|$ because they come from the same source

Comparator design

We solved V_{os} problem thanks to redundancy. However we need $\pm V_R/4$ generation and reverse isolation for kickback.


C is selected based on noise, charge sharing of $c/3c$ generates $\frac{V_R}{4}$:



Note that we must take care of the common mode voltage of the circuit

Preamplifier + latch design

We have a simple design that uses a




pseudo pair \rightarrow high offset but we don't care because of redundancy!
 $\pi_{3,4}$ are resistive loads

① is probably used to disconnect the latch for kickback.


Probably, the pseudopair is used not to have a floating current generator when ① disconnects the pair. Could also be because of less power dissipated w/o tail generator.

Opamp design

MOS are sometimes used for input stages for lower $1/f$ noise.




MOS input
 2 stage
 folded cascode



1st stage gain $\sim g_{m1} r_{o2}^2$ 2nd stage gain $\sim g_{m2} r_{o2}$

Compensation is Akiya. CTF and S1, S4 are missing!


CTF is disconnected when switching



We need to short both 1st and 2nd stage outputs in order to properly generate a "balanced" state when switching

#5 Recall on push-pull output stage


There is the usual trade-off between power/distortion.



→ push-pull. It worked fine for BJT but it's bad for CMOS cons:

- V_o limited by large V_{DS}
- V_{DS} changes a lot because output current is high ($\sqrt{\cdot}$ vs $\ln(\cdot)$ of bipolar)
- Extra drop given by the large source increase on the body diode of the MOS

46) Alternative output stage





Swing here is much larger ($V_{DD} - V_{ov}$ and $-V_{SS} + V_{ov}$).

$\frac{V_o}{V_{IN}} \Big|_{ID} = 1$ trivial $A = g_{m_{OTA}} R_{o_{OTA}}$

$Z_{out} = r_{o1} \parallel r_{o2} \parallel \frac{1}{A(g_{m1} + g_{m2})} \approx \frac{1}{A(g_{m1} + g_{m2})}$


We can build a Thevenin eq.



Issue: Vos of the OTA will have an effect!


We can divide in DMG and CTE:

$V_{o_{CTE}} = \frac{V_{op} + V_{on}}{2}$ $V_{o_{DMG}} = V_{op} - V_{on}$



$V_{o_{CTE}}$ is exactly like V_{IN} :

$V_{out} \Big|_{RE} = \frac{V_{IN} \pm V_{o_{CTE}}}{1 + \frac{1}{2gmARL}}$



$V_{o_{DMG}}$ is a different story

We end up increasing the output bias current. We waste current for nothing and we can't control its value and feedback does not correct it. If V_{DD} is large enough, we end up with out-of-spec gm values.

A brute force solution is to limit A so that $V_{o_{DMG}}$ does not switch on M_1 and M_2 completely


$\Delta I_{\alpha} = \frac{2I_{\alpha}}{V_{ov1}} \cdot A \frac{V_{DD}}{2}$ where $I_{\alpha} =$ nominal bias current w/o $V_{DD}/2$

$\frac{\Delta I_{\alpha}}{I_{\alpha}} = \frac{V_{DD}}{V_{ov1}} A$ ~ the relative error is strongly dependent on A and V_{ov}

Amp stage design

$\frac{\Delta I_Q}{I_Q} = \frac{V_{OS}}{V_{OV1}} A \rightsquigarrow$ e.g: 20% error max, $V_{OS} = 5mV$, $V_{OV1} = 200mV$

$\rightarrow A < 8 \rightsquigarrow$ we need to precisely control the gain value (not $\sim gm_{ro}$). What can we do?



I_{BIAS} is pushed into M_{17} because of the local fdbck with M_{15}, M_{13} and M_{17}

This way we set M_{13} current as well because $V_{GS13} = V_{GS17}$

$I_{D13} = \frac{(W/L)_{13}}{(W/L)_{17}} I_{D17} = I_{D14}$

Because of symmetry between $M_{13,14,15,16}$ also M_{14} is biased with the same $I_{D14} = I_{D13}$

It follows that $I_{D1} = I_Q = \frac{(W/L)_1}{(W/L)_{17}} I_{BIAS} \rightarrow$ Solved (1)

Consider $gm_{15} = gm_{16}$

$\frac{gm_{11}}{2} V_{IN}$ current can't go in M_{13} because $V_{GS13} = V_{GS17} = V_{GS14}$ are fixed by the feedback loop and I_{BIAS} . Since $V_O / I_{BIAS} \rightarrow \infty$


$G_{loop local} \rightarrow -\infty$ therefore all $\frac{gm_{11}}{2} V_{IN}$ goes into $M_{15} \rightarrow$

$\frac{gm_{11}}{2} V_{IN} \cdot \frac{1}{gm_{15}}$ drop on M_{15} gate $\rightarrow G = \frac{V_x}{V_{IN}} = \frac{gm_{11}}{2} \cdot \frac{1}{gm_{15,16}} \cdot 2$

Gain is easy to control because it's just a gm ratio

The double contribution (3) is given by the superposition of effects and gate voltage and diff current on M_{16}

Additional: bipolar current mirror mismatch using nodes



equation on node 1:

$$I_e + \frac{I_e}{\beta + 1} = I \quad (1)$$

equation on node 2:

$$I_e + I_e = I + I' \quad (2)$$

If we combine (1) + (2) we immediately get $I' = I \frac{\beta}{\beta + 2}$


This can be also powerful to check other mismatches
(e.g: if $I_{s1} \neq I_{s2} \rightarrow I_{c1} \neq I_{c2}$ since $V_{be1} = V_{be2}$)

Mixed Signal Circuits Design

8 Febbraio 2023

Giustificare tutti i risultati indicando tutti i passaggi. Indicare sempre a quale transistoro ci si riferisce (e.g. la transconduttanza di Q1 è g_{m1} , la r_0 di Q2 è r_{02} il β di Q3 è β_3 etc...).

- i) Calcolare l'impedenza differenziale di ingresso. Calcolare quindi il guadagno di transconduttanza $I_{out}/(V_{in}^+ - V_{in}^-)$. Si assuma $\beta_n = 3\beta_p$.
- ii) Calcolare il generatore serie (di tensione) di rumore in ingresso, considerando solo il contributo del rumore shot di collettore, di tutti i transistori.
- iii) Ripetere il calcolo, considerando il contributo del rumore termico della resistenza di base ($4kTr_{bb'}$) di tutti i transistori. Assumere la stessa $r_{bb'}$ per tutti i transistori.
- iv) Ricavare la condizione riguardante la corrente I (una disuguaglianza) per cui questo secondo termine può essere trascurato rispetto al precedente, sapendo che $r_{bb'} = 200 \Omega$ (assumere la temperatura ambiente).
- v) Calcolare l'offset di ingresso dovuto al mismatch delle correnti di saturazione della coppia Q1-Q2 (assumere $+\Delta I_s/2$ e $-\Delta I_s/2$). Ripetere lo stesso calcolo per la coppia Q7-Q8.
- vi) Calcolare il trasferimento tra un segnale di modo comune in ingresso e la corrente di uscita, $2I_{out}/(V_{in}^+ + V_{in}^-)$, in continua, dovuto solo all'errore di specchiamento (dovuto al β_n finito).
- vii) Ripetere il calcolo ad "alta" frequenza, ossia considerando l'effetto di C_T . Tracciare i diagrammi di Bode (modulo e fase) quotati della funzione di trasferimento completa.



Mixed Signal Circuits Design

8 Febbraio 2023

Always justify the results, indicating all the steps (do not provide only the results). Always indicate at what transistor you are referring to (e.g. the transconductance of Q1 is g_{m1} , r_0 of Q2 is r_{02} , β of Q3 is β_3 etc...).

- i) Evaluate the input differential impedance. Calculate the transconductance gain, i.e. $I_{out}/(V_{in}^+ - V_{in}^-)$. Assume $\beta_n = 3\beta_p$.
- ii) Evaluate the equivalent series (voltage) noise generator, considering only the contribution from the current collector shot noise sources for all the transistors.
- iii) Repeat the previous evaluation, considering only the thermal noise from the base resistance ($4kTr_{bb'}$) for all the transistors. Assume the same $r_{bb'}$ for all the transistors.
- iv) Derive the condition (an inequality) for the current I for which the second contribution is negligible with respect to the previous one, assuming $r_{bb'} = 200 \Omega$ (assume room temperature).
- v) Calculate the input offset due to the mismatch of the saturation currents (assume $+\Delta I_s/2$ and $-\Delta I_s/2$). Repeat the same calculation for the couple Q7-Q8.
- vi) Evaluate the DC gain between an input common mode voltage signal, and the output current, i.e. $2I_{out}/(V_{in}^+ + V_{in}^-)$, due to the error in the mirror (due to the finite β_n).
- vii) Repeat the same evaluation at "high" frequency, that is considering the effect of C_T . Plot the Bode diagrams (magnitude and phase) of the entire transfer function.

